Ordering number : ENA1936B LV5234V Bi-CMOS IC 9-channel LED Driver http://onsemi.com Overview The LV5234V is a 9-channel LED driver IC that is capable of switching between constant-current output and open drain output. It enables 3-wire serial bus control (address designation)/I2C serial bus control to be set arbitrarily using an external pin. Also possible are 9-channel LED ON/OFF control and the setting of the PWM luminance in 256 steps. The device also has a built-in fade-in/fade-out function. Up to 32 driver ICs can be connected using the slave address setting pins. Function • 9-channel output constant-current LED driver/open drain output LED driver (selected by using an external pin) Supports separate ON/OFF setting for each LED output, high withstand voltage (VOUT<42V) • In the constant-current mode (OUTSCT: L), the reference current is set by the value of resistor connected to the external pin (RT1). Built-in D/A (5 bits) for switching current level … 0.96mA to 30.7mA (RGB drive) Constant current (IO max=50mA) for full-color LEDs × 9 channels • In the open drain mode (OUTSCT: H), high current drive (IO max=100mA) × 9 channels • Luminance adjustment using internal PWM control (256 steps) • 8-bit PWM luminance dimming (0% to 99.6%) • 3-phase PWM • Fade-in/fade-out function (PWM control priority), supporting synchronous connection • Supports separate fade ON/OFF for each LED output (fade time common for all channels) • Interrupt control possible for fade function • Selection of 3-wire/I2C serial bus control signals enabled (switching using an external pin) Slave addressing (5 bits, connection of up to 32 driver ICs possible) • Low current consumption • Output malfunction protection circuits (thermal protection function, UVLO detection protection function) SSOP30(275mil) * I2C Bus is a trademark of Philips Corporation. ORDERING INFORMATION See detailed ordering and shipping information on page 24 of this data sheet. Semiconductor Components Industries, LLC, 2014 March, 2014 30614NK/82411SY/32311SY 20110303-S00009,20110316-S00001 No.A1936-1/24 LV5234V Specifications Absolute Maximum Ratings at Ta = 25°C Parameter Symbol Conditions Ratings Unit Maximum supply voltage VCC max 6 Output voltage VO max Output current IO max Allowable power dissipation Pd max 0.84 W Operating temperature Topr -25 to +75 °C Storage temperature Tstg -40 to +125 °C LED off Ta ≤ 25°C * V 42 V 100 mA * Specified board : 114.3mm × 76.1mm × 1.6mm, glass epoxy board. [Warning]: If you should intend to use this IC continuously under high temperature, high current, high voltage, or drastic temperature change, even if it is used within the range of absolute maximum ratings or operating conditions, there is a possibility of decrease reliability. Please contact us for a confirmation. Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. Recommended Operating Conditions at Ta = 25°C Parameter Symbol Conditions Ratings Unit Recommended supply voltage VCC SVCC 5.0 V Operating supply voltage range VCC op SVCC 4.5 to 5.5 V Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability. Electrical Characteristics at Ta = 25°C, VCC = 5V Parameter Symbol Conditions Consumption current ICC2 Oscillator frequency Fosc Reference current pin voltage VRT RT1=22kΩ MAX output current ΔIL VO=0.7 to 4.0V(Same channel line regulation) Between bits output current ΔIOL IO=30.7mA (Between bits pairing Ratings min typ LED off Unit max 3.5 5.5 mA 900 1000 1100 kHz 0.92 0.98 1.04 V -10 % 5 % 32.6 mA characteristics) Maximum LED driver output IMAX1 LED OUTSCT= L 28.8 30.7 current 1 LEDO output on resistance Ron1 LED1, LED2, LED3 (IO = 100mA) OFF leak current Ileak LED off Driver output malfunction Vt SVCC 10 Ω 10 μA 2.82 V 4 2.58 2.70 protection voltage Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. Control circuit at Ta = 25°C, VCC = 5.0V Parameter Symbol Conditions Ratings min typ Unit max H level 1 VH1 Input H level OUTSCT 4.7 5 V L level 1 VL1 Input L level OUTSCT -0.2 0.3 V H level 2 VH2 Input H level CTLSCT 0.7× VCC VCC V L level 2 VL2 Input L level CTLSCT -0.2 0.3 V H level 3 VH3 Input H level RESET 0.8× VCC VCC V V L level 3 VL3 Input L level RESET -0.2 0.2× VCC H level 4 VH4 Input H level SCLK, SDATA, SDEN 0.8× VCC VCC V L level 4 VL4 Input L level SCLK, SDATA, SDEN -0.2 0.2× VCC V H level 5 VH7 Input H level A0 to A4 0.7× VCC VCC V L level 5 VL7 Input L level A0 to A4 -0.2 0.3 V No.A1936-2/24 LV5234V Package Dimensions unit : mm SSOP30 (275mil) CASE 565AT ISSUE A (Unit: mm) 1.00 SOLDERING FOOTPRINT* 7.00 GENERIC MARKING DIAGRAM* 0.65 0.32 NOTE: The measurements are not to guarantee but for reference only. *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. XXXXXXXXXX YMDDD XXXXX = Specific Device Code Y = Year M = Month DDD = Additional Traceability Data *This information is generic. Please refer to device data sheet for actual part marking. No.A1936-3/24 LV5234V Pd max -- Ta 1.2 Allowable power dissipation, Pd max -- W Specified board : 114.3 × 76.1 × 1.6mm3 glass epoxy 1.0 0.84 0.8 0.6 0.42 0.4 0.2 0 --25 0 25 50 75 100 Ambient temperature, Ta -- C NC OUTSCT TEST RESET CTLSCT SDEN SCLK SDATA A0 A1 A2 A3 A4 Block Diagram SVCC BGR Serial Bus I/F OSC Protection ¥TSD ¥UVLO OSC_OUT PWM BRIGHTNESS FADE-IN/OUT CONTROL LEDG3 24 23 22 LEDB3 LEDG2 BLED-D/A LEDG1 PGND1 GLED-D/A LEDR3 LEDR1 LEDR2 RLED-D/A PGND3 I-REG D/A LEDB2 RT1 LEDB1 CT PGND2 SGND Pin Assignment LEDB3 PGND3 LEDB2 A3 A2 LEDR3 LEDG1 LEDG2 PGND2 LEDG3 A0 A1 3 4 5 6 7 8 9 10 11 12 13 14 15 A4 CTLSCT PGND1 2 LEDB1 SGND 1 RESET LEDR2 16 TEST 17 LEDR1 18 NC 19 RT1 20 SDEN 21 CT 25 SDATA 26 OUTSCT 27 SCLK 28 OSC_OUT 29 SVCC 30 Top view No.A1936-4/24 LV5234V Pin Descriptions Pin No. Pin name I/O Description 1 SVCC - Power supply pin 2 SCLK I Serial clock signal input pin 3 SDATA I Serial data signal input pin 4 SDEN I Serial enable signal input pin 5 NC - No connection 6 LEDR1 O LEDR1 output pin 7 LEDR2 O LEDR2 output pin 8 PGND1 - GND pin dedicated for LED driver 9 LEDR3 O LEDR3 output pin 10 LEDG1 O LEDG1 output pin 11 LEDG2 O LEDG2 output pin 12 PGND2 - GND pin dedicated for LED driver 13 LEDG3 O LEDG3 output pin 14 A0 I Slave address input pin A0 15 A1 I Slave address input pin A1 16 A2 I Slave address input pin A2 17 A3 I Slave address input pin A3 Slave address input pin A4 18 A4 I 19 LEDB1 O LEDB1 output pin 20 LEDB2 O LEDB2 output pin 21 PGND3 - GND pin dedicated for LED driver 22 LEDB3 O LEDB3 output pin 23 CTLSCT I 3-wire serial bus/I2C serial bus selecting control pin (L: 3-wire serial, H: I2C) 24 SGND - Analog circuit GND pin 25 TEST I Test pin (connected to GND) 26 RESET I Reset signal input pin 27 RT1 O LED current setting resistor connection pin 1 CT O Oscillation frequency setting capacitor connection pin I Output type switching control pin L: Constant-current output H: Open drain output O Oscillator output pin (synchronous connection) 28 29 OUTSCT 30 OSC_OUT OUTSCT Settings at SVCC=5.0V LED Driver Output Pin OUTSCT pin LED1, LED2, LED3 L=-0.2 to 0.3V Constant current output Built-in current value switching D/A (5 bits) 0.96mA to 30.7mA, RT1=22kΩ (f=1MHz) H=4.7 to 5.0V Open drain output Current value is determined by external limiting resistor. RON=4Ω No.A1936-5/24 LV5234V Pin Functions Pin No. Pin Name Pin function 1 SVCC Power supply pin 2 SCLK Serial clock signal input pin 3 SDATA Serial data signal input pin 4 SDEN Serial enable signal input pin 14 A0 Slave address setting pin A0 15 A1 Slave address setting pin A1 16 A2 Slave address setting pin A2 17 A3 Slave address setting pin A3 18 A4 Slave address setting pin A4 23 CTLSCT Serial bus communication setting pin Equivalent Circuit SVCC SVCC When set to low: The 3-wire serial bus signals are set as the input signals. When set to high: The I2C serial bus signals are set as the input signals. LED driver output type setting pin 29 OUTSCT When set to low: Constant-current output is set for the LED driver. When set to high: Open drain output is set for the LED driver. 24 SGND 25 TEST GND pin Test pin SVCC This pin must always be connected to GND. 26 RESET Reset signal input pin Reset status when set to low. 27 RT1 Reference current setting resistor connection pin. SVCC SVCC By connecting the external register between this pin and GND, the reference current is generated. The pin voltage is approximately 0.98V. By changing the current level, it is possible to change the oscillator frequency and LED driver current value (in the constant-current mode). Continued on next page. No.A1936-6/24 LV5234V Continued from preceding page. Pin No. 28 Pin Name CT Pin function Oscillator frequency setting capacitor connection pin/oscillator input pin. Equivalent Circuit SVCC Internal Reference By changing the value of capacitance, it is possible to change the oscillator frequency. The capacitor must be connected to this pin of the master-side IC. The CT pin of the slave-side IC must be connected as the + + oscillator input pin. 30 OSC_OUT Oscillator output pin When a multiple number of driver ICs are SVCC connected for use, the oscillators can be connected in synchronization by connecting the OSC_OUT output to the CT pin of the ICs to be connected. 6 LEDR1 LEDR1 output pin 7 LEDR2 LEDR2 output pin 9 LEDR3 LEDR3 output pin 10 LEDG1 LEDG1 output pin 11 LEDG2 LEDG2 output pin 13 LEDG3 LEDG3 output pin 19 LEDB1 LEDB1 output pin 20 LEDB2 LEDB2 output pin 22 LEDB3 LEDB3 output pin If these pins are not going to be used, they must always be connected to GND. 8 PGND1 GND pin dedicate for LEDR 12 PGND2 GND pin dedicate for LEDG 21 PGND3 GND pin dedicate for LEDB 5 NC No connection No.A1936-7/24 LV5234V Application Circuit Diagrams ●Specifications when one driver IC is used VLED 100pF 5V 5V 30 LEDB2 A3 A2 LEDG2 PGND2 LEDG3 A0 A1 3 4 5 6 7 8 9 10 11 12 13 14 15 A4 LEDB3 PGND3 LEDG1 2 LEDB1 CTLSCT LEDR3 1 RESET PGND1 16 TEST 17 SGND 18 LEDR2 19 LEDR1 20 NC 21 CT 22 RT1 23 SDEN 24 OUTSCT 25 SDATA 26 OSC_OUT 27 SCLK 28 SVCC 29 Use as a master-side IC Slave selection: A0-A4: low Address setting: Master (010-0000) Nothing must be connected to the NC pins 5V I2C Serial Bus Micon ●Specifications when more than one driver IC is used LEDG3 A0 A2 PGND2 A3 LEDB2 LEDG2 A4 LEDB3 PGND3 16 LEDG1 17 LEDR3 18 CTLSCT 1 2 3 4 5 6 7 8 9 10 11 12 13 14 Use as a master-side IC Slave selection: A0 : high A1-A4: low Address setting: Master (010-0000) A1 SGND 19 PGND1 TEST 20 LEDR2 RESET 21 LEDR1 CT RT1 22 NC 23 SDEN 24 SDATA 25 OUTSCT 26 SCLK 27 OSC_OUT 28 SVCC 29 LEDB1 5V 5V 30 15 5V 100pF 24 23 OSC_OUT OUTSCT CT RT1 RESET TEST SGND CTLSCT 22 21 20 19 18 17 16 A2 25 A3 26 A4 27 LEDB1 28 LEDB2 29 LEDB3 30 PGND3 5V 5V SVCC SCLK SDATA SDEN NC LEDR1 LEDR2 PGND1 LEDR3 LEDG1 LEDG2 PGND2 LEDG3 A0 A1 Use as a slave-side IC Slave selection: A0 high: A1-A4 low Address setting: Slave (010-0001) 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 5V I2C Serial Bus Micon VLED The oscillator frequency is determined by the master IC. The synchronous connection of the oscillator can be established by connecting the oscillator output (OSC_OUT) to the CT pins of the slave-side ICs. Nothing must be connected to the NC pins. No.A1936-8/24 LV5234V Serial Bus Communication Specifications 1) 3-wire serial bus transfer timing conditions SDEN ts0 tw2H th0 SCLK 50% ts1 tw1H tw1L th1 tcy1 SDATA SA7 SA6 SA5 SA4 SA3 SA2 SA1 SA0 A7 A6 A5 A4 A3 A2 A1 A0 D7 D6 D4 D5 D3 D2 D0 D1 SA7 Parameter Symbol Conditions Min. Typ. Max. Unit Cycle time tcy1 SCLK clock period 200 - - ns Data setup time ts0 SDEN setup time relative to the rise of SCLK 90 - - ns ts1 SDATA setup time relative to the rise of SCLK 60 - - ns th0 SDEN hold time relative to the fall of SCLK 200 - - ns th1 SDATA hold time relative to the fall of SCLK 60 - - ns Data hold time Pulse width tw1L Low period pulse width of SCLK 90 - - ns tw1H High period pulse width of SCLK 90 - - ns tw2L Low period pulse width of SDEN 1 - - μs Data length: 24 bits Clock frequency: 5 MHz or less When 24 SCLK clock signals have been input during the high period of SDEN, the SDATA is taken in at the rising edge of SCLK. Note: If the number of SCLK clock signals during the high period of SDEN is 23 or less, SDATA is not taken in. If it is 25 or more, the register address is automatically incremented every time 1 byte is taken in. The slave address is assigned by the first byte, and the register address on the serial map is specified by the next byte. The third byte transfers the data to the address specified by the register address that was written by the second byte and if the data subsequently continues even after this, the register address is automatically incremented for the fourth and subsequent bytes. As a result, it is possible to send the data continuously from the specified addresses. Data of less than one byte is ignored. However, when the address reaches 15h, in the next byte to be transferred becomes 00h. Example of a write operation: SDATA 0 1 0 0 0 0 1 - 0 0 0 0 0 1 1 1 DATA1 Slave address Register address 07h is set Data is written into address 07h. SDEN SDATA DATA2 Data is written into address 08h. DATA3 Data is written into address 09h. DATA Ignore if data is less than 1 byte. SDEN No.A1936-9/24 LV5234V 2 2) I C serial transfer timing conditions twH SCL th1 twL th2 tbuf SDA th1 ts2 ts1 ton START condition tof ts3 Resend start condition STOP condition Input waveform condition Standard mode Parameter Symbol Conditions Min. Typ. Max. Unit 0 - 100 kHz SCL setup time relative to the fall of SDA 4.7 - - μs ts2 SDA setup time relative to the rise of SCL 250 - - ns ts3 SCL setup time relative to the rise of SDA 4.0 - - μs Data hold time th1 SCL hold time relative to the fall of SDA 4.0 - - μs th2 SDA hold time relative to the fall of SCL 0 - - μs Pulse width twL SCL pulse width for the L period 4.7 - - μs twH SCL pulse width for the H period 4.0 - - μs Input waveform ton SCL and SDA (input) rise time - - 1000 ns conditions tof SCL and SDA (input) fall time - - 300 ns Bus free time tbuf Time between STOP condition and START 4.7 - - μs Min. Typ. Max. Unit SCL clock frequency fsc1 SCL clock frequency Data setup time ts1 condition High-speed mode Parameter Symbol Conditions SCL clock frequency fsc1 SCL clock frequency 0 - 400 kHz Data setup time ts1 SCL setup time relative to the fall of SDA 0.6 - - μs ts2 SDA setup time relative to the rise of SCL 100 - - ns ts3 SCL setup time relative to the rise of SDA 0.6 - - μs th1 SCL hold time relative to the fall of SDA 0.6 - - μs th2 SDA hold time relative to the fall of SCL 0 - - μs Data hold time twL SCL pulse width for the L period 1.3 - - μs twH SCL pulse width for the H period 0.6 - - μs Input waveform ton SCL and SDA (input) rise time - - 300 ns conditions tof SCL and SDA (input) fall time - - 300 ns Bus free time tbuf Time between STOP and START conditions 1.3 - - μs Pulse width No.A1936-10/24 LV5234V 2 I C bus transfer method Start and stop conditions During data transfer operation using the I2C bus, SDA must basically be kept in constant state while SCL is “H” as shown below. SCL SDA ts2 th2 When data is not being transferred, both SCL and SDA are set in the “H” state. When SCL=SDA is “H,” the start condition is established when SDA is changed from “H” to “L,” and access is started. When SCL is “H,” the stop condition is established when SDA is changed from “L” to “H,” and access is ended. STOP condition START condition SCL SDA ts3 th1 Data transfer and acknowledgement response After the start condition has been established, the data is transferred one byte (8 bits) at a time. Any number of bytes of data can be transferred continuously. Each time the 8-bit data is transferred, the ACK signal is sent from the receive side to the send side. The ACK signal is issued when SDA on the send side is released and SDA on the receive side is set to “L” immediately after fall of the clock pulse at the SCL eighth bit of data transfer to “L.” When the next 1-byte transfer is left in the receive state after sending the ACK signal from the receive side, the receive side releases SDA at the fall of the SCL ninth clock. In the I2C bus, there is no CE signal. In its place, a 7-bit slave address is assigned to each device, and the first byte of transfer is assigned to the command (R/W) representing the 7-bit address and subsequent transfer direction. Note that only write is valid in this IC. The 7-bit address is transferred sequentially starting with MSB, and the eighth bit is set to “L” which indicates a write. Start M S B Slave address L S B W A C K M S B Register address L S B A C K M S B DATA L S B A C K Stop SCL SDA No.A1936-11/24 LV5234V Slave address condition SLAVE ADDRESS SA7 SA6 SA5 SA4 SA3 SA2 SA1 SA0 resister name - - A4 A3 A2 A1 A0 - default 0 1 0 0 0 0 0 - Terminal PIN :LV5234 A4 A3 A2 A1 A0 SA7 SA6 SA5 SA4 SA3 SA2 SA1 SA0 L L L L L 0 1 0 0 0 0 0 - L L L L H 0 1 0 0 0 0 1 - L L L H L 0 1 0 0 0 1 0 - L L L H H 0 1 0 0 0 1 1 - L L H L L 0 1 0 0 1 0 0 - L L H L H 0 1 0 0 1 0 1 - L L H H L 0 1 0 0 1 1 0 - L L H H H 0 1 0 0 1 1 1 - L H L L L 0 1 0 1 0 0 0 - L H L L H 0 1 0 1 0 0 1 - L H L H L 0 1 0 1 0 1 0 - L H L H H 0 1 0 1 0 1 1 - L H H L L 0 1 0 1 1 0 0 - L H H L H 0 1 0 1 1 0 1 - L H H H L 0 1 0 1 1 1 0 - L H H H H 0 1 0 1 1 1 1 - H L L L L 0 1 1 0 0 0 0 - H L L L H 0 1 1 0 0 0 1 - H L L H L 0 1 1 0 0 1 0 - H L L H H 0 1 1 0 0 1 1 - H L H L L 0 1 1 0 1 0 0 - H L H L H 0 1 1 0 1 0 1 - H L H H L 0 1 1 0 1 1 0 - H L H H H 0 1 1 0 1 1 1 - H H L L L 0 1 1 1 0 0 0 - H H L L H 0 1 1 1 0 0 1 - H H L H L 0 1 1 1 0 1 0 - H H L H H 0 1 1 1 0 1 1 - H H H L L 0 1 1 1 1 0 0 - H H H L H 0 1 1 1 1 0 1 - H H H H L 0 1 1 1 1 1 0 - H H H H H 0 1 1 1 1 1 1 - No.A1936-12/24 LV5234V Serial each mode setting ADDRESS : 00h D7 D6 D5 D4 D3 D2 D1 register name - PWM[2] PWM[1] PWM[0] - - MAS - default 0 0 0 0 0 0 0 0 D6 D5 D4 time(ms) 0 0 0 0.5 0 0 1 1.0 0 1 0 2.0 0 1 1 4.0 1 0 0 8.0 - - - - - - - - - - - - - - - - D1 MAS 0 Master 1 Slave D0 PWM cycle setting *Default Master/Slave setting *Default ADDRESS : 01h D7 D6 D5 D4 D3 D2 D1 D0 register name - FOUT[2] FOUT[1] FOUT[0] - FIN[2] FIN[1] FIN[0] default 0 0 0 0 0 0 0 0 D6 D5 D4 time(ms) Fout slope setting 0 0 0 No slope *Default 0 0 1 0.5 0 1 0 1.0 0 1 1 2.0 1 0 0 4.0 1 0 1 8.0 1 1 0 16.0 1 1 32.0 1 Speed of fade a step (It takes 256 above-mentioned, set value × seconds until the fade is completed.) D2 D1 D0 time(ms) Fin slope setting 0 0 0 No slope *Default 0 0 1 0.5 0 1 0 1.0 0 1 1 2.0 1 0 0 4.0 1 0 1 8.0 1 1 0 16.0 1 1 32.0 1 Speed of fade a step (It takes 256 above-mentioned, set value × seconds until the fade is completed.) No.A1936-13/24 LV5234V ADDRESS : 02h D7 D6 D5 D4 D3 D2 D1 D0 register name - - - RLED[4] RLED[3] RLED[2] RLED[1] RLED[0] default 0 0 0 0 0 0 0 0 D4 D3 D2 D1 D0 Current value (mA) 0 0 0 0 0 0.96 0 0 0 0 1 1.92 0 0 0 1 0 2.88 0 0 0 1 1 3.84 0 0 1 0 0 4.80 0 0 1 0 1 5.76 0 0 1 1 0 6.72 0 0 1 1 1 7.68 0 1 0 0 0 8.64 0 1 0 0 1 9.60 0 1 0 1 0 10.56 0 1 0 1 1 11.52 0 1 1 0 0 12.48 0 1 1 0 1 13.44 0 1 1 1 0 14.40 0 1 1 1 1 15.36 1 0 0 0 0 16.32 1 0 0 0 1 17.28 1 0 0 1 0 18.24 1 0 0 1 1 19.20 1 0 1 0 0 20.16 1 0 1 0 1 21.12 1 0 1 1 0 22.08 1 0 1 1 1 23.04 1 1 0 0 0 24.00 1 1 0 0 1 24.96 1 1 0 1 0 25.92 1 1 0 1 1 26.88 1 1 1 0 0 27.84 1 1 1 0 1 28.80 1 1 1 1 0 29.76 1 1 1 1 1 30.72 RLED current value setting * Default No.A1936-14/24 LV5234V ADDRESS : 03h D7 D6 D5 D4 D3 D2 D1 D0 register name - - - GLED[4] GLED[3] GLED[2] GLED[1] GLED[0] default 0 0 0 0 0 0 0 0 D4 D3 D2 D1 D0 Current value (mA) 0 0 0 0 0 0.96 0 0 0 0 1 1.92 0 0 0 1 0 2.88 0 0 0 1 1 3.84 0 0 1 0 0 4.80 0 0 1 0 1 5.76 0 0 1 1 0 6.72 0 0 1 1 1 7.68 0 1 0 0 0 8.64 0 1 0 0 1 9.60 0 1 0 1 0 10.56 0 1 0 1 1 11.52 0 1 1 0 0 12.48 0 1 1 0 1 13.44 0 1 1 1 0 14.40 0 1 1 1 1 15.36 1 0 0 0 0 16.32 1 0 0 0 1 17.28 1 0 0 1 0 18.24 1 0 0 1 1 19.20 1 0 1 0 0 20.16 1 0 1 0 1 21.12 1 0 1 1 0 22.08 1 0 1 1 1 23.04 1 1 0 0 0 24.00 1 1 0 0 1 24.96 1 1 0 1 0 25.92 1 1 0 1 1 26.88 1 1 1 0 0 27.84 1 1 1 0 1 28.80 1 1 1 1 0 29.76 1 1 1 1 1 30.72 GLED current value setting * Default No.A1936-15/24 LV5234V ADDRESS : 04h D7 D6 D5 D4 D3 D2 D1 D0 register name - - - BLED[4] BLED[3] BLED[2] BLED[1] BLED[0] default 0 0 0 0 0 0 0 0 D4 D3 D2 D1 D0 Current value (mA) 0 0 0 0 0 0.96 0 0 0 0 1 1.92 0 0 0 1 0 2.88 0 0 0 1 1 3.84 0 0 1 0 0 4.80 0 0 1 0 1 5.76 0 0 1 1 0 6.72 0 0 1 1 1 7.68 0 1 0 0 0 8.64 0 1 0 0 1 9.60 0 1 0 1 0 10.56 0 1 0 1 1 11.52 0 1 1 0 0 12.48 0 1 1 0 1 13.44 0 1 1 1 0 14.40 0 1 1 1 1 15.36 1 0 0 0 0 16.32 1 0 0 0 1 17.28 1 0 0 1 0 18.24 1 0 0 1 1 19.20 1 0 1 0 0 20.16 1 0 1 0 1 21.12 1 0 1 1 0 22.08 1 0 1 1 1 23.04 1 1 0 0 0 24.00 1 1 0 0 1 24.96 1 1 0 1 0 25.92 1 1 0 1 1 26.88 1 1 1 0 0 27.84 1 1 1 0 1 28.80 1 1 1 1 0 29.76 1 1 1 1 1 30.72 BLED current value setting * Default No.A1936-16/24 LV5234V ADDRESS : 05h D7 D6 D5 D4 D3 D2 D1 D0 register name - B2ON G2ON R2ON - B1ON G1ON R1ON default 0 0 0 0 0 0 0 0 D6 B2ON 0 OFF 1 ON D5 G2ON 0 OFF 1 ON D4 R2ON 0 OFF 1 ON D2 B1ON 0 OFF 1 ON D1 G1ON 0 OFF 1 ON D0 R1ON 0 OFF 1 ON LEDB2 ON/OFF setting * Default LEDG2 ON/OFF setting * Default LEDR2 ON/OFF setting * Default LEDB1 ON/OFF setting * Default LEDG1ON/OFF setting * Default LEDR1 ON/OFF setting * Default ADDRESS : 06h D7 D6 D5 D4 D3 D2 D1 D0 register name - - - - - B3ON G3ON R3ON default 0 0 0 0 0 0 0 0 D2 B3ON 0 OFF 1 ON D1 G3ON 0 OFF 1 ON D0 R3ON 0 OFF 1 ON LEDB3 ON/OFF setting * Default LEDG3 ON/OFF setting * Default LEDR3 ON/OFF setting * Default No.A1936-17/24 LV5234V ADDRESS : 07h D7 D6 D5 D4 D3 D2 D1 D0 register name - - R3PON[1] R3PON[0] R2PON[1] R2PON[0] R1PON[1] R1PON[0] default 0 0 0 0 0 0 0 0 D5 D4 R3PON 0 0 PMW output priority LEDR3 output setting 0 1 Fade output priority 1 0 Compulsion ON/OFF output priority - - - D3 D2 R2PON 0 0 PMW output priority 0 1 Fade output priority 1 0 Compulsion ON/OFF output priority - - - D1 D0 R1PON 0 0 PMW output priority 0 1 Fade output priority 1 0 Compulsion ON/OFF output priority - - - * Default LEDR2 output setting * Default LEDR1 output setting * Default ADDRESS : 08h D7 D6 D5 D4 D3 D2 D1 D0 register name - - G3PON[1] G3PON[0] G2PON[1] G2PON[0] G1PON[1] G1PON[0] default 0 0 0 0 0 0 0 0 D5 D4 G3PON 0 0 PMW output priority 0 1 Fade output priority 1 0 Compulsion ON/OFF output priority - - - D3 D2 G2PON 0 0 PMW output priority 0 1 Fade output priority 1 0 Compulsion ON/OFF output priority - - - D1 D0 G1PON 0 0 PMW output priority 0 1 Fade output priority 1 0 Compulsion ON/OFF output priority - - - LEDG3 output setting * Default LEDG2 output setting * Default LEDG1 output setting * Default No.A1936-18/24 LV5234V ADDRESS : 09h D7 D6 D5 D4 D3 D2 D1 D0 register name - - B3PON[1] B3PON[0] B2PON[1] B2PON[0] B1PON[1] B1PON[0] default 0 0 0 0 0 0 0 0 D5 D4 B3PON 0 0 PMW output priority 0 1 Fade output priority 1 0 Compulsion ON/OFF output priority - - - D3 D2 B2PON 0 0 PMW output priority 0 1 Fade output priority 1 0 Compulsion ON/OFF output priority - - - D1 D0 B1PON 0 0 PMW output priority 0 1 Fade output priority 1 0 Compulsion ON/OFF output priority - - - LEDB3 output setting * Default LEDB2 output setting * Default LEDB1 output setting * Default No.A1936-19/24 LV5234V ADDRESS : 0ah D7 D6 D5 D4 D3 D2 D1 D0 register name - R3CM R2CM R1CM - R3FD R2FD R1FD default 0 0 0 0 0 0 0 0 D6 R3CM 0 Compulsion OFF 1 Compulsion ON D5 R2CM 0 Compulsion OFF 1 Compulsion ON D4 R1CM 0 Compulsion OFF 1 Compulsion ON D2 R3FD 0 Fade invalidity 1 Fade effective D1 R2FD 0 Fade invalidity 1 Fade effective D0 R1FD 0 Fade invalidity 1 Fade effective LEDR3 compulsion ON/OFF setting * Default LEDR2 compulsion ON/OFF setting * Default LEDR1 compulsion ON/OFF setting * Default LEDR3 fade function ON/OFF setting * Default LEDR2 fade function ON/OFF setting * Default LEDR1 fade function ON/OFF setting * Default ADDRESS : 0bh D7 D6 D5 D4 D3 D2 D1 D0 register name - G3CM G2CM G1CM - G3FD G2FD G1FD default 0 0 0 0 0 0 0 0 D6 G3CM 0 Compulsion OFF 1 Compulsion ON D5 G2CM 0 Compulsion OFF 1 Compulsion ON D4 G1CM 0 Compulsion OFF 1 Compulsion ON D2 G3FD 0 Fade invalidity 1 Fade effective D1 G2FD 0 Fade invalidity 1 Fade effective D0 G1FD 0 Fade invalidity 1 Fade effective LEDG3 compulsion ON/OFF setting * Default LEDG2 compulsion ON/OFF setting * Default LEDG1 compulsion ON/OFF setting * Default LEDG3 fade function ON/OFF setting * Default LEDG2 fade function ON/OFF setting * Default LEDG1 fade function ON/OFF setting * Default No.A1936-20/24 LV5234V ADDRESS : 0ch D7 D6 D5 D4 D3 D2 D1 D0 register name - B3CM B2CM B1CM - B3FD B2FD B1FD default 0 0 0 0 0 0 0 0 D6 B3CM 0 Compulsion OFF LEDB3 compulsion ON/OFF setting 1 Compulsion ON D5 B2CM 0 Compulsion OFF 1 Compulsion ON * Default LEDB2 compulsion ON/OFF setting D4 B1CM 0 Compulsion OFF 1 Compulsion ON * Default LEDB1 compulsion ON/OFF setting D2 B3FD 0 Fade invalidity 1 Fade effective * Default LEDB3 fade function ON/OFF setting D1 B2FD 0 Fade invalidity 1 Fade effective * Default LEDB2 fade function ON/OFF setting D0 B1FD 0 Fade invalidity 1 Fade effective * Default LEDB1 fade function ON/OFF setting * Default ADDRESS : 0dh D7 D6 D5 D4 D3 D2 D1 D0 register name R1PWM[7] R1PWM[6] R1PWM[5] R1PWM[4] R1PWM[3] R1PWM[2] R1PWM[1] R1PWM[0] default 0 0 0 0 0 0 0 0 LEDR1 PWM Duty setting D Duty (%) 00h 0.0 ffh 99.6 (Default ALL0) Duty (%) = R1PWM[7:0] 256 ADDRESS : 0eh D7 D6 D5 D4 D3 D2 D1 D0 register name G1PWM[7] G1PWM[6] G1PWM[5] G1PWM[4] G1PWM[3] G1PWM[2] G1PWM[1] G1PWM[0] default 0 0 0 0 0 0 0 0 LEDG1 PWM Duty setting D Duty (%) 00h 0.0 ffh 99.6 (Default ALL0) Duty (%) = G1PWM[7:0] 256 ADDRESS : 0fh D7 D6 D5 D4 D3 D2 D1 D0 register name B1PWM[7] B1PWM[6] B1PWM[5] B1PWM[4] B1PWM[3] B1PWM[2] B1PWM[1] B1PWM[0] default 0 0 0 0 0 0 0 0 LEDB1 PWM Duty setting D Duty (%) 00h 0.0 ffh 99.6 (Default ALL0) Duty (%) = B1PWM[7:0] 256 No.A1936-21/24 LV5234V ADDRESS : 10h register name D7 D6 D5 D4 D3 D2 D1 D0 R2PWM[7] R2PWM[6] R2PWM[5] R2PWM[4] R2PWM[3] R2PWM[2] R2PWM[1] R2PWM[0] 0 0 0 0 0 0 0 0 default LEDR2 PWM Duty setting D Duty (%) 00h 0.0 ffh 99.6 (Default ALL0) Duty (%) = R2PWM[7:0] 256 ADDRESS : 11h register name D7 D6 D5 D4 D3 D2 D1 D0 G2PWM[7] G2PWM[6] G2PWM[5] G2PWM[4] G2PWM[3] G2PWM[2] G2PWM[1] G2PWM[0] 0 0 0 0 0 0 0 0 default LEDG2 PWM Duty setting D Duty (%) 00h 0.0 ffh 99.6 (Default ALL0) Duty (%) = G2PWM[7:0] 256 ADDRESS : 12h register name D7 D6 D5 D4 D3 D2 D1 D0 B2PWM[7] B2PWM[6] B2PWM[5] B2PWM[4] B2PWM[3] B2PWM[2] B2PWM[1] B2PWM[0] 0 0 0 0 0 0 0 0 default LEDB2 PWM Duty setting D Duty (%) 00h 0.0 ffh 99.6 (Default ALL0) Duty (%) = B2PWM[7:0] 256 ADDRESS : 13h register name D7 D6 D5 D4 D3 D2 D1 D0 R3PWM[7] R3PWM[6] R3PWM[5] R3PWM[4] R3PWM[3] R3PWM[2] R3PWM[1] R3PWM[0] 0 0 0 0 0 0 0 0 default LEDR3 PWM Duty setting D Duty (%) 00h 0.0 ffh 99.6 (DefaultALL0) Duty (%) = R3PWM[7:0] 256 ADDRESS : 14h register name D7 D6 D5 D4 D3 D2 D1 D0 G3PWM[7] G3PWM[6] G3PWM[5] G3PWM[4] G3PWM[3] G3PWM[2] G3PWM[1] G3PWM[0] 0 0 0 0 0 0 0 0 default LEDG3 PWM Duty setting D Duty (%) 00h 0.0 ffh 99.6 (Default ALL0) Duty (%) = G3PWM[7:0] 256 ADDRESS : 15h register name D7 D6 D5 D4 D3 D2 D1 D0 B3PWM[7] B3PWM[6] B3PWM[5] B3PWM[4] B3PWM[3] B3PWM[2] B3PWM[1] B3PWM[0] 0 0 0 0 0 0 0 0 default LEDB3 PWM Duty setting D Duty (%) 00h 0.0 ffh 99.6 (Default ALL0) Duty (%) = B3PWM[7:0] 256 No.A1936-22/24 LV5234V LV5234V serial map • Table upper row: Register name A7 00h 01h 02h 03h 04h 05h 06h 07h 08h 09h 0ah 0bh 0ch 0dh 0eh 0fh 10h 11h 12h 13h 14h 15h 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 A6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 A5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 A4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 A3 A2 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 Register address 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 Table the lower: Default value A1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 A0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 D7 D6 × 0 D5 D4 PWM[2:0] 0 × 0 0 0 0 0 × × 0 0 0 × × × 0 0 0 × × × D2 D1 D0 × × MAS × 0 0 0 0 × FOUT[2:0] × D3 0 0 FIN[2:0] 0 0 0 0 0 0 0 RLED[4:0] 0 0 0 GLED[4:0] 0 0 0 BLED[4:0] 0 0 0 0 0 0 0 0 × B2ON G2ON R2ON × B1ON G1ON R1ON 0 0 0 0 0 0 0 0 × × × × × B3ON G3ON R3ON 0 0 0 0 0 0 0 0 × × R3PON[1:0] R2PON[1:0] 0 0 0 0 0 × × G3PON[1:0] G2PON[1:0] G1PON[1:0] 0 0 0 0 0 × × B3PON[1:0] 0 0 R1PON[1:0] 0 B2PON[1:0] 0 0 0 B1PON[2:0] 0 0 0 0 0 0 0 0 × R3CM R2CM R1CM × R3FD R2FD R1FD 0 0 0 0 0 0 0 0 × G3CM G2CM G1CM × G3FD G2FD G1FD 0 0 0 0 0 0 0 0 × B3CM B2CM B1CM × B3FD B2FD B1FD 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 R1PWM[7:0] 0 0 0 0 0 G1PWM[7:0] 0 0 0 0 0 B1PWM[7:0] 0 0 0 0 0 R2PWM[7:0] 0 0 0 0 0 G2PWM[7:0] 0 0 0 0 0 B2PWM[7:0] 0 0 0 0 0 R3PWM[7:0] 0 0 0 0 0 G3PWM[7:0] 0 0 0 0 0 B3PWM[7:0] 0 0 0 0 0 Data No.A1936-23/24 LV5234V ORDERING INFORMATION Device LV5234V-MPB-H Package SSOP30 (275mil) (Pb-Free / Halogen Free) Shipping (Qty / Packing) LV5234V-TLM-H SSOP30 (275mil) (Pb-Free / Halogen Free) 1000 / Tape & Reel LV5234VZ-MPB-H SSOP30 (275mil) (Pb-Free / Halogen Free) 48 / Fan-Fold LV5234VZ-TLM-H SSOP30 (275mil) (Pb-Free / Halogen Free) 1000 / Tape & Reel 48 / Fan-Fold ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PS No.A1936-24/24