HD74HC221 Dual Monostable Multivibrators (with Schmitt Trigger Input) REJ03D0591–0200 (Previous ADE-205-468) Rev.2.00 Jan 31, 2006 Description Each multivibrator features both a negative, A, and a positive, B, transition triggered input, either of which can be used as an inhibit. Also included is a clear input that when taken low resets the one shot. The HD74HC221 can be triggered on the positive transition of the clear while A is held low and B is held high. This device is a non-retriggerable, and therefore cannot be retriggered until the output pulse times out. The output pulse equation is simply: tW = 0.7·(Rext)·(Cext) Features • • • • • • High Speed Operation High Output Current: Fanout of 10 LSTTL Loads Wide Operating Voltage: VCC = 2 to 6 V Low Input Current: 1 µA max Low Quiescent Supply Current Ordering Information Part Name HD74HC221P Package Type Package Code (Previous Code) PRDP0016AE-B (DP-16FV) DILP-16 pin Package Abbreviation Taping Abbreviation (Quantity) P — PRSP0016DH-B FP (FP-16DAV) Note: Please consult the sales office for the above package availability. HD74HC221FPEL SOP-16 pin (JEITA) EL (2,000 pcs/reel) Function Table Clear L X X H H Inputs A X H X L L H : high level (steady state) L : low level (steady state) X : don’t care : transition from low to high level. : transition from high to low level. Rev.2.00 Jan 31, 2006 page 1 of 7 Outputs B X X L H H Q L L L Q H H H HD74HC221 Pin Arrangement 1A 1 16 VCC 1B 2 15 1 Rext/ Cext CLR1 3 14 1 Cext 13 1Q 12 2Q 1Q 4 2Q 5 CLR Q Q Q Q CLR Cext 2 6 11 2CLR 2 Rext/ Cext 7 10 2B GND 8 9 2A (Top view) Logic Diagram VCC Rext Cext Cext Rext /Cext A B Q Q Clear Q Clear Absolute Maximum Ratings Item Supply voltage range Input / Output voltage Input / Output diode current Output current VCC, GND current Power dissipation Storage temperature Symbol VCC VIN, VOUT IIK, IOK IO ICC or IGND PT Tstg Ratings –0.5 to 7.0 –0.5 to VCC +0.5 ±20 ±25 ±50 500 –65 to +150 Unit V V mA mA mA mW °C Note: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of which may be realized at the same time. Rev.2.00 Jan 31, 2006 page 2 of 7 HD74HC221 Recommended Operating Conditions Item Supply voltage Input / Output voltage Operating temperature Input rise / fall time*1 Symbol VCC VIN, VOUT Ta tr, tf Ratings 2 to 6 0 to VCC –40 to 85 0 to 1000 0 to 500 0 to 400 Unit V V °C ns Conditions VCC = 2.0 V VCC = 4.5 V VCC = 6.0 V Notes: 1. This item guarantees maximum limit when one input switches. Waveform: Refer to test circuit of switching characteristics. Electrical Characteristics Item Input voltage Symbol VCC (V) VIH VIL Output voltage VOH VOL Input current Quiescent supply current Iin ICC 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 4.5 6.0 2.0 4.5 6.0 4.5 6.0 6.0 6.0 6.0 Rev.2.00 Jan 31, 2006 page 3 of 7 Min 1.5 3.15 4.2 — — — 1.9 4.4 5.9 4.18 5.68 — — — — — — — — Ta = 25°C Typ Max — — — — — — — 0.5 — 1.35 — 1.8 2.0 — 4.5 — 6.0 — — — — — 0.0 0.1 0.0 0.1 0.0 0.1 — 0.26 — 0.26 — ±0.1 — 130 — 130 Ta = –40 to+85°C Unit Test Conditions Min Max 1.5 — V 3.15 — 4.2 — — 0.5 V — 1.35 — 1.8 1.9 — V Vin = VIH or VIL IOH = –20 µA 4.4 — 5.9 — 4.13 — IOH = –4 mA 5.63 — IOH = –5.2 mA — 0.1 V Vin = VIH or VIL IOL = 20 µA — 0.1 — 0.1 — 0.33 IOL = 4 mA — 0.33 IOL = 5.2 mA — ±1.0 µA Vin = VCC or GND — 220 µA Vin = VCC or Iout = 0 µA GND — 220 Rext/Cext = 0.5VCC HD74HC221 Switching Characteristics (CL = 50 pF, Input tr = tf = 6 ns) Item 4.5 6.0 Ta = 25°C Ta = –40 to +85°C Unit Test Conditions Min Typ Max Min Max — — 210 — 265 ns A, B or Clear to Q — — 42 — 53 — — 36 — 45 — — 240 — 300 ns A, B or Clear to Q — — 48 — 60 — — 41 — 51 — — 170 — 215 ns Clear to Q — — 34 — 43 — — 29 — 37 — — 180 — 225 ns Clear to Q — — 36 — 45 — — 31 — 38 80 — — 100 — ns A, B, Clear 16 — — 20 — 14 — — 17 — — 1.5 — — — µs Cext = 28 pF Rext = 6 kΩ ns Rext = 2 kΩ — 450 — — — — 380 — — — Symbol VCC (V) Trigger propagation delay time tPLH tPHL Propagation delay time tPHL tPLH Pulse width tw tWQ (min) Minimum output pulse width 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 Output pulse width tWQ 4.5 0.63 0.7 0.77 — — ms Output rise/fall time tTLH tTHL Cin — — — — — — — 5 75 15 13 10 — — — — 95 19 16 10 ns Input capacitance 2.0 4.5 6.0 — Caution in use: Cext = 0.1 µF Rext = 10 kΩ pF In order to prevent any malfunctions due to noise, connect a high-frequency performance capacitor between VCC and GND, and keep the wiring between the external components and Cext, Rext/Cext pins as short as possible. Test Circuit VCC VCC Cext Rext Input A Input B Pulse Generator Zout = 50 Ω Input Clear Pulse Generator Zout = 50 Ω See Function Table Pulse Generator Zout = 50 Ω Output Cext Rext/Cext Q CL = 50 pF Output Q Clear Note : 1. CL includes probe and jig capacitance. Rev.2.00 Jan 31, 2006 page 4 of 7 CL = 50 pF HD74HC221 Waveforms • Waveform-1 Input A tf VCC 90 % 50 % 10 % GND tr VCC 90 % 50 % Input B 10 % GND tf tr 90 % 50 % Input CLR 10 % tr 90 % 50 % 10 % 90 % 50 % 10 % VCC GND t w (L) t PLH (trigger) t PHL VOH Output Q 50 % 50 % VOL t PHL (trigger) t PLH VOH Output Q 50 % 50 % VOL Notes : 1. Input pulse : PRR ≤ 1 MHz, Zo = 50 Ω, tr ≤ 6 ns, tf ≤ 6 ns 2. The output are measured one at a time with one transition per measurement. Rev.2.00 Jan 31, 2006 page 5 of 7 HD74HC221 • Waveform-2 tf tr 90 % 50 % Input A 10 % 90 % 50 % 10 % t w (H) tf Input B tr VCC 90 % 50 % 10 % GND t w (L) tr 90 % 50 % tf 90 % 50 % 10 % t w (L) VCC 90 % 50 % 10 % t w (H) t TLH 90 % 50 % Output Q GND t THL VOH 90 % 50 % 10 % 10 % VOL t w (out) 90 % 90 % Output Q 50 % 10 % t THL 50 % 10 % VOH VOL t TLH Notes : 1. Input pulse : PRR ≤ 1 MHz, Zo = 50 Ω, tr ≤ 6 ns, tf ≤ 6 ns 2. The output are measured one at a time with one transition per measurement. Rev.2.00 Jan 31, 2006 page 6 of 7 HD74HC221 Package Dimensions JEITA Package Code P-DIP16-6.3x19.2-2.54 RENESAS Code PRDP0016AE-B MASS[Typ.] 1.05g Previous Code DP-16FV D 9 E 16 1 8 b3 0.89 Z A1 A Reference Symbol L e Nom θ c e1 D 19.2 E 6.3 JEITA Package Code P-SOP16-5.5x10.06-1.27 RENESAS Code PRSP0016DH-B *1 Previous Code FP-16DAV 7.4 A1 0.51 b p 0.40 b 3 0.48 0.56 1.30 c 0.19 θ 0° e 2.29 0.25 0.31 2.54 2.79 15° 1.12 L 2.54 MASS[Typ.] 0.24g NOTE) 1. DIMENSIONS"*1 (Nom)"AND"*2" DO NOT INCLUDE MOLD FLASH. 2. DIMENSION"*3"DOES NOT INCLUDE TRIM OFFSET. D F 16 20.32 5.06 Z ( Ni/Pd/Au plating ) Max 7.62 1 A bp e Dimension in Millimeters Min 9 c HE *2 E bp Index mark Reference Symbol Terminal cross section ( Ni/Pd/Au plating ) 1 Z *3 bp Nom D 10.06 E 5.50 Max 10.5 A2 8 e Dimension in Millimeters Min x A1 M 0.00 0.10 0.20 0.34 0.40 0.46 0.15 0.20 0.25 7.80 8.00 A L1 2.20 bp b1 c A c A1 θ y L Detail F 1 θ 0° HE 7.50 e 1.27 x 0.12 y 0.15 0.80 Z L L Rev.2.00 Jan 31, 2006 page 7 of 7 8° 0.50 1 0.70 1.15 0.90 Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap. Notes regarding these materials 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party. 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com). 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein. http://www.renesas.com RENESAS SALES OFFICES Refer to "http://www.renesas.com/en/network" for the latest and detailed information. Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501 Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900 Renesas Technology (Shanghai) Co., Ltd. Unit 205, AZIA Center, No.133 Yincheng Rd (n), Pudong District, Shanghai 200120, China Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898 Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071 Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999 Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001 Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145 Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510 © 2006. Renesas Technology Corp., All rights reserved. Printed in Japan. Colophon .5.0