ON CAT706RVI-G μp supervisory circuit Datasheet

CAT705, CAT706, CAT813
µP Supervisory Circuits
FEATURES
DESCRIPTION
n Reset guaranteed valid for 1.0 V VCC
The CAT705, CAT706, and CAT813 provide reset and
monitoring functions for the electronic systems. Each
device monitors the system voltage and maintains a
reset output until that voltage reaches the device’s
specified trip value and then maintains the reset
output active condition until the device’s internal timer
allows the system power supply to stabilize.
n 6µA supply current
n 200ms Reset pulse width
n Watchdog timer function 1.6s timeout
n Accurate brownout detection reset in 3.0, 3.6,
and 5.0 volt systems
The devices have a watchdog input which can be
¯¯¯¯ to
used to monitor a system signal and causes WDO
go low if the signal fails to change state prior to a
timeout condition.
n Secondary low supply monitoring on PFI input
n Pin and function compatible with the
MAX705/MAX706/MAX813L products
n Operating Range from -40°C to +85°C
The supervisory circuits provide a ¯¯¯
MR input which
initiates a reset if pulled low. The CAT705 and
¯¯¯¯¯¯ output. The
CAT706 provide an active low RESET
CAT813 provides an active high RESET output.
n RoHS Compliant SOIC 8-lead and MSOP 8-lead
packages
APPLICATIONS
There is a secondary supply monitor (PFI) included for
power-fail warning.
n Microprocessor and microcontroller based
systems
n Instrument and control systems
n Portable equipment
For Ordering Information details, see page 13.
PIN FUNCTIONS
PIN CONFIGURATION
Pin Name
SOIC 8-Lead
MR
1
8
WDO
Function
¯¯¯
MR
Manual Reset Input
VCC
Power Supply
VCC
2
7
GND
3
6
WDI
PFI
PFI
4
5
PFO
¯¯¯¯
PFO
Power Fail Output
WDI
Watchdog Timer Input
RESET
GND
(RESET for CAT813)
MSOP 8-Lead
CMOS Push-Pull Active Low Reset
Output (CAT705 & CAT706)
PFO
RESET
CMOS Push-Pull Active High Reset
Output (CAT813)
6
PFI
¯¯¯¯¯
WDO
Watchdog Timer Output
5
GND
8
WDI
WDO
2
7
MR
3
VCC
4
(RESET for CAT813)
© 2010 SCILLC. All rights reserved.
Characteristics subject to change without notice
Power Fail voltage monitor Input.
¯¯¯¯¯¯
RESET
1
RESET
Ground
1
Doc. No. MD-3030, Rev. D
CAT705, CAT706, CAT813
BLOCK DIAGRAM
VCC
70µA
MR
RESET
CONTROLLER
RESET
(RESET for CAT813)
VCC
VRST
WDI
TIMER
52kΩ
WATCHDOG
TRANSITION
DETECTION
WATCHDOG
TIMER
WDO
PFI
PFO
1.25V
Device
¯¯¯¯¯¯
RESET
¯¯¯
MR
WDI
¯¯¯¯¯
WDO
PFI
CAT705
@ 4.65 V
x
x
x
@ 1.25 V
CAT706
x
x
x
x
@ 1.25 V
x
x
x
@ 1.25 V
CAT813
Doc. No. MD-3030, Rev. D
RESET
@ 4.65 V
2
© 2010 SCILLC. All rights reserved.
Characteristics subject to change without notice
CAT705, CAT706, CAT813
ABSOLUTE MAXIMUM RATINGS
(1)
Parameters
Ratings
Units
6.5
V
-0.3 to (VCC + 0.3)
V
20
mA
SOIC 8-lead (derate 5.9mW/ºC above +70ºC)
471
mW
MSOP 8-lead (derate 4.1mW/ºC above +70ºC)
330
Supply Voltage
All other pins
¯¯¯¯¯¯,WDO
¯¯¯¯
Output Current RESET, RESET
Continuous Power Dissipations (TA = +70ºC)
Storage Temperature
-65 to 150
ºC
Lead Soldering (10 seconds max)
+300
ºC
ESD Rating: Human Body Model
2000
V
ESD Rating: Machine Model
200
V
Range
Units
1.0 to 5.5
V
-0.1 to (VCC + 0.1)
V
-40 to +85
ºC
RECOMMENDED OPERATING CONDITIONS
Parameter
VCC (TA = -40ºC to +85ºC)
All Other Pins
Ambient Temperature
Notes:
(1) Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this
specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.
© 2010 SCILLC. All rights reserved.
Characteristics subject to change without notice
3
Doc. No. MD-3030, Rev. D
CAT705, CAT706, CAT813
ELECTRICAL OPERATING CHARACTERISTICS
Typical values at TA = 25ºC and VCC = 5V for CAT705, CAT706 and CAT813 versions.
(1)
VCC = 3.3V for the CAT706 T/S versions; VCC = 3.0V for the CAT706 R version.
Symbol Parameter
ICC
VRST
Conditions
CAT705
CAT706
CAT813
CAT706 (R/S/T Versions)
CAT705 & CAT813 at
-40ºC ≤ TA ≤ +85ºC
CAT706 at -40ºC ≤ TA ≤ +85ºC
Supply Current
Reset Threshold
Min
Typ
Max
Units
6
17
µA
4
12
µA
4.50
4.65
4.75
V
4.25
4.40
4.50
V
CAT706T at -40ºC ≤ TA ≤ +85ºC
3.00
3.08
3.15
V
CAT706S at -40ºC ≤ TA ≤ +85ºC
2.85
2.93
3.00
V
CAT706R at -40ºC ≤ TA ≤ +85ºC
2.55
2.63
2.70
V
Reset Threshold
(1)
Tempco
Reset Threshold
(1)
Hysteresis
tRD
VCC to Reset Delay
tRP
Reset Active
Timeout Period
VOH
VOL
VOH
VOL
(2)
¯¯¯¯¯¯ Output High
RESET
Voltage
¯¯¯¯¯¯ Output Low
RESET
Voltage
RESET Output High
Voltage
RESET Output Low
Voltage
40
ppm/ºC
CAT705 & CAT813
10
mV
CAT706
5
mV
VCC = VTH to (VTH - 100mV)
20
µs
140
200
CAT705 & CAT706, VCC = VRST max,
ISOURCE = -120µA
VCC - 1.5V
CAT705 & CAT706, VCC = VRST max,
ISOURCE = -30µA
0.8 x VCC
400
ms
V
CAT705 & CAT706, VCC = VRST min,
ISINK = 3.2mA
0.4
CAT705 &CAT706, VCC = 1.2V
ISINK = 100µA
0.3
CAT813, VCC = VRST max,
ISOURCE = -120µA
VCC - 1.5V
CAT813, VCC = VRST max,
ISOURCE = -30µA
0.8 x VCC
V
CAT813, VCC = VRST min,
ISINK = 3.2mA
0.4
CAT813, VCC = 1.2V
ISINK = 100µA
0.3
V
Notes:
(1) Limits are guaranteed by design and not production tested.
(2)
The RESET short-circuit current is the maximum pull-up current when reset is driven low by a bidirectional output.
Doc. No. MD-3030 Rev. D
4
© 2010 SCILLC. All rights reserved.
Characteristics subject to change without notice
CAT705, CAT706, CAT813
ELECTRICAL OPERATING CHARACTERISTICS (continued)
Typical values at TA = 25°C and VCC = 5V for CAT705, CAT706, and CAT813 versions;
VCC = 3.3V for the CAT706 T/S versions; VCC = 3.0V for the CAT706 R version.
Symbol
Parameter
Conditions
Min
Typ
Max
Units
1.00
1.6
2.25
s
WATCHDOG INPUT
tWD
Watchdog Timeout Period
tWP
WDI Pulse Width
VIL
VIH
VIL = 0.4 V, VIH = 0.8 x VCC
WDI Input Voltage
WDI Input Current
50
ns
0.3 x VCC
(3)
0.7 x VCC
WDI = VCC, Time Average
(4)
WDI = 0V, Time Average
VW_OH
WDO Output Voltage
50
-150
VRST (max) < VCC < 3.6 V
ISOURCE = -500 µA
0.8 x VCC
4.5 V < VCC < 5.5 V,
ISOURCE = -800 µA
VCC – 1.5
-50
µA
VCC – 0.25
V
VRST (max) < VCC < 3.6 V,
ISINK = +500 µA
VW_OL
150
V
0.3
4.5 V < VCC < 5.5 V,
ISINK = 1.2 mA
0.1
0.4
MANUAL RESET INPUT
VIL
VIH
tPB
tPDLY
0.3 x VCC
¯¯¯
MR Input Voltage
0.7 x VCC
¯¯¯
MR Pull-up Current
¯¯¯
MR Pulse Width
¯¯¯
MR low to Reset Delay
¯¯¯
MR = 0 V
40
70
140
1
V
µA
µs
(5)
5
µs
POWER-FAIL INPUT
PFI Input Threshold
VCC = 5 V
PFI Input Current
VP_OH
¯¯¯¯
PFO Output Voltage
VP_OL
1.2
1.25
1.3
V
-25
0.01
25
nA
VRST (max) < VCC < 3.6 V,
ISOURCE = -500 µA
0.8 x VCC
4.5 V < VCC < 5.5 V,
ISOURCE = -800 µA
VCC - 1.5V
0.4
V
VRST (max) < VCC < 3.6 V,
ISINK = +1.2 mA
0.3
4.5 V < VCC < 5.5 V,
ISINK = 3.2 mA
0.4
Notes:
(3) WDI is internally serviced within the watchdog period if WDI is left open.
(4) The WDI input current is specified as an average input current when the WDI input is driven high or low. The WDI input if connected to a
three-stated output device can be disabled in the tristate mode as long as the leakage current is less than 10µA and a maximum
capacitance of less than 200pF. To clock the WDI input in the active mode the drive device must be able to source or sink at least 200µA
when active.
(5) ¯¯¯¯¯¯
RESET for CAT705 & CAT706 & RESET for CAT813.
© 2010 SCILLC. All rights reserved.
Characteristics subject to change without notice
5
Doc. No. MD-3030, Rev. D
CAT705, CAT706, CAT813
TYPICAL ELECTRICAL OPERATING CHARACTERISTICS TABLES
Normalized Reset Threshold
Voltage vs. Temperature
VCC Supply Current vs. Temperature
NORMALIZED RESET THRESHOLD (V)
SUPPLY CURRENT (µA)
9
8
7
6
5
4
3
2
1
-40 -20
0
20
40
60
80 100 120
1.04
1.02
1.00
0.98
0.96
0.94
-40
-20
0
20
40
60
80
100
TEMPERATURE (ºC)
TEMPERATURE
(°C)
TEMPERATURE (ºC)
Doc. No. MD-3030 Rev. D
1.06
6
© 2010 SCILLC. All rights reserved.
Characteristics subject to change without notice
CAT705, CAT706, CAT813
FUNCTIONAL DESCRIPTION
PROCESSOR RESET
The CAT705, CAT706 & CAT813 detect supply
voltage (VCC) conditions that are below the specified
voltage trip value (VRST) and provide a reset output to
maintain correct system operation. On power-up,
¯¯¯¯¯¯ (or RESET for the CAT813) are kept active for
RESET
a minimum delay tRP of 140ms after the supply voltage
(VCC) rises above VRST to allow the power supply and
processor to stabilize. When VCC drops below the
voltage trip value (VRST), the reset output signals
¯¯¯¯¯¯ (or RESET) are pulled active. RESET
¯¯¯¯¯¯ (or
RESET
RESET) is specifically designed to provide the reset
input signals for processors. This provides reliable
and consistent operation as power is turned on, off or
during brownout conditions by maintaining the
processor operation in known conditions.
MANUAL RESET
The CAT705, CAT706 & CAT813 each have a Manual
¯¯¯) input to allow for alternative control of the
Reset (MR
reset outputs. The ¯¯¯
MR input is designed for direct
connection to a pushbutton (see Figure 1). The ¯¯¯
MR
input is internally pulled up by 52kΩ resistor and must
be pulled low to cause the reset output to go active.
Internally, this input is debounced and timed such that
¯¯¯¯¯¯ (or RESET) signals of at least 140ms
RESET
minimum will be generated. The min 140ms tRP delay
commences as the Manual Reset input is released
from the low level. (see Figure 2)
MR
VCC
GND
WDO
CAT705
CAT706
CAT813
RESET/RESET
WDI
PFO
PFI
Figure 1. Pushbutton RESET
tPB
MR
tPDLY
VIH
VIL
tRP
RESET
VOH
VOL
RESET
Figure 2. Timing Diagram – Pushbutton RESET
© 2010 SCILLC. All rights reserved.
Characteristics subject to change without notice
7
Doc. No. MD-3030, Rev. D
CAT705, CAT706, CAT813
WATCHDOG TIMER
The CAT705, CAT706, & CAT813 provide a
Watchdog input (WDI). The watchdog timer function
¯¯¯¯ ) signal and forces
controls the watchdog output (WDO
¯¯¯¯ to be low (active) when the WDI input does
the WDO
not have a transition from low-to-high or high-to-low
within 1.6s typical. If a transition occurs on the WDI
input pin prior to the watchdog time-out, the watchdog
timer is restarted. The timing diagram is shown in
Figure 3. The watchdog timer starts as soon as reset
condition becomes inactive.
or directed by the software operating on the processor
can be used to strobe the watchdog input. The most
reliable is a dedicated I/O output transitioned by a
specific software instruction.
The watchdog can be disabled by floating (or tristating) the WDI input (see Figure 5). If the watchdog
is disabled the WDI pin will be pulled low for the first
th
7/8 ’s of the watchdog period (tWD) and pulled high for
th
the last 1/8 of the watchdog period. This pulling low
of the WDI input and then high is used to detect an
open or tri-state condition and will continue to repeat
until the WDI input is driven high or low.
When the VCC supply drops below the reset threshold,
¯¯¯¯ output becomes active and goes low
the WDO
independently of the watchdog timing stage.
For most efficient operation of devices with the
watchdog function the WDI input should be held low
the majority of the time and only strobed high as
required to reset the watchdog timer.
Figure 4 below shows a typical implementation of a
watchdog function. Any processor signal that repeats
dependant on the normal operation of the processor
tWP
tWD
tWD
tWD
+5 V
WDI
0V
+5 V
WDO
0V
+5 V
RESET
0V
RESET EXTERNALLY
TRIGGERED BY MR
tRS
+5 V
(RESET)
0V
(() Are for CAT813 Only)
Figure 3. Watchdog Timing Diagram
WDO
MR
VCC
GND
PFI
CAT705
CAT706
CAT813
PIC
µC
MCLR
ADDRESS
DECODER
RESET/RESET
WDI
PFO
Figure 4. Watchdog Timer Circuit
Doc. No. MD-3030 Rev. D
8
© 2010 SCILLC. All rights reserved.
Characteristics subject to change without notice
CAT705, CAT706, CAT813
Tristate
VCC
WDO
MR
VCC
GND
CAT705
CAT706
CAT813
RESET/RESET
µC
WDI
OUTPUT
PFO
PFI
150kΩ
110kΩ
Figure 5. Watchdog Disable Circuit
VCC
VRST (MAX)
VRST
VRST (MIN)
tRD
RESET (CAT705 & CAT706)
VOH
RESET Slews with VCC
VOL
RESET (CAT813)
Figure 6. Timing Diagram – Power Down
VRST (MAX)
VRST
VRST (MIN)
VCC
tRP
RESET (CAT705 & CAT706)
VOH
VOL
RESET (CAT813)
Figure 7. Timing Diagram – Power Up
© 2010 SCILLC. All rights reserved.
Characteristics subject to change without notice
9
Doc. No. MD-3030, Rev. D
CAT705, CAT706, CAT813
APPLICATION NOTES
OUTPUT VALID CONDITIONS
µP’s with Bidirectional Reset Pins
¯¯¯¯¯¯ output can be pulled low by processors
The RESET
like the 68HC11 allowing for a system reset issued by
the processor. The maximum pullup current that can
be sourced by the CAT705 & CAT706 1.5mA (and by
the CAT706 T/R/S is 800µA) allowing the processor to
pull the output low even when the CAT70x is pulling it
high.
¯¯¯¯¯¯ output uses a push-pull output which can
The RESET
maintain a valid output down to a VCC of 1.0 volts. To
sink current below 0.8V a resistor can be connected
¯¯¯¯¯¯ to Ground (see Figure 8.)
from RESET
This
¯¯¯¯¯¯
arrangement will maintain a valid value on the RESET
output during both power up and down but will draw
¯¯¯¯¯¯ output is in the high state. A
current when the RESET
resistor value of about 100kΩ should be adequate in
most situations to maintain a low condition valid
output down to VCC equal to 1.0V.
Power Transients
Generally short duration negative-going transients of
less than 2µs on the power supply at VRST minimum
will not cause a reset condition. However the lower
the voltage of the transient the shorter the required
time to cause a reset output. These issues can
usually be remedied by the proper location of bypass
capacitance on the circuit board.
µC
MR
VCC
GND
WDO
CAT705
CAT706
CAT813
PFI
RESET/RESET
RESET/RESET
WDI
100kΩ
PFO
¯¯¯¯¯¯ Valid for VCC < 1.0V
Figure 8. RESET
5V
UNREGULATED DC
µC
VCC
Push Switch
MR
WDO
VCC
RESET/RESET
GND
CAT705
CAT706
CAT813
PFI
NMI
RESET/RESET
WDI
PFO
I/O LINE
INTERRUPT
Figure 9. Typical Operating Circuit
Doc. No. MD-3030 Rev. D
10
© 2010 SCILLC. All rights reserved.
Characteristics subject to change without notice
CAT705, CAT706, CAT813
PACKAGE OUTLINE DRAWINGS
MSOP 8-Lead 3.0 x 3.0mm (Z)
(1) (2)
SYMBOL
MIN
NOM
MAX
A1
0.05
0.10
0.15
A2
0.75
0.85
0.95
b
0.22
0.38
c
0.13
0.23
D
2.90
3.00
3.10
E
4.80
4.90
5.00
E1
2.90
3.00
3.10
A
E
E1
1.10
e
L
0.65 BSC
0.40
0.60
0.80
L1
0.95 REF
L2
0.25 BSC
θ
0º
6º
TOP VIEW
D
A
A2
A1
DETAIL A
e
b
c
SIDE VIEW
END VIEW
θ
L2
L
L1
DETAIL A
Notes:
(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with JEDEC MO-187
© 2010 SCILLC. All rights reserved.
Characteristics subject to change without notice
11
Doc. No. MD-3030, Rev. D
CAT705, CAT706, CAT813
SOIC 8-Lead 150 mils (V)
(1) (2)
E1
E
SYMBOL
MIN
MAX
A
1.35
1.75
A1
0.10
0.25
b
0.33
0.51
c
0.19
0.25
D
4.80
5.00
E
5.80
6.20
E1
3.80
e
PIN # 1
IDENTIFICATION
NOM
4.00
1.27 BSC
h
0.25
0.50
L
0.40
1.27
θ
0º
8º
TOP VIEW
D
h
A1
θ
A
c
e
b
L
SIDE VIEW
END VIEW
Notes:
(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with JEDEC MS-012.
Doc. No. MD-3030 Rev. D
12
© 2010 SCILLC. All rights reserved.
Characteristics subject to change without notice
CAT705, CAT706, CAT813
EXAMPLE OF ORDERING INFORMATION (1)
Prefix
Device #
CAT
706
Optional
Company ID
Product
Number
Suffix
R
705
706
813
V
I
Package
V: SOIC 8-Lead
Z: MSOP 8-Lead
Reset Threshold Voltage
Blank: See Ordering Part
Number table
T: 3.08V
S: 2.93V
R: 2.63V
- G
T3
Lead Finish
G:NiPdAu
Tape & Reel
T: Tape & Reel
3: 3000/Reel
Temperature Range
I = Industrial (-40ºC to 85ºC)
TOP MARKING INFORMATION (FOR ALL THRESHOLDS)
NiPdAu Finish (-G)
Device #
Package
Top Marking
Device #
Package
Top Marking
CAT705
MSOP
ABRT
CAT705
SOIC
CAT705V
CAT706
MSOP
ABRT
CAT706
SOIC
CAT706 V
CAT813
MSOP
ABRS
CAT813
SOIC
CAT813V
ORDERING PART NUMBER
Order Part Number
Threshold Voltage
CAT705VI-G
CAT705ZI-G
CAT706VI-G
CAT706ZI-G
CAT706RVI-G
CAT706RZI-G
CAT706SVI-G
CAT706SZI-G
CAT706TVI-G
CAT706TZI-G
CAT813VI-G
CAT813ZI-G
4.65V
4.40V
2.63V
2.93V
3.08V
4.65V
Notes:
(1) All packages are RoHS-compliant (Lead-free, Halogen-free).
(2)
The standard lead finish is NiPdAu.
(3)
This device used in the above example is a CAT706RVI -GT3 (2.63V, SOIC 8-Lead, Industrial Temperature, NiPdAu, Tape & Reel,
3,000/reel)
(4)
Contact factory for package availability.
© 2010 SCILLC. All rights reserved.
Characteristics subject to change without notice
13
Doc. No. MD-3030, Rev. D
CAT705, CAT706, CAT813
REVISION HISTORY
Date
21-Jan-08
Rev.
A
3-Nov-08
B
27-Oct-09
C
06-July-10
D
Description
Initial Issue
Change logo and fine print to ON Semiconductor
Update Features
Update Applications
Update Description
Update Block Diagram
Update Recommended Operating Conditions
Update Electrical Operating Characteristics
Update Watchdog Timing
Update Top Marking Information
Update Electrical Operating Characteristics
ON Semiconductor and
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further
notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC
assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special,
consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications
and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer's technical
experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as
components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure
of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or
unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,
damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or
unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action
Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: [email protected]
Doc. No. MD-3030 Rev. D
N. American Technical Support: 800-282-9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center:
Phone: 81-3-5773-3850
14
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local
Sales Representative
© 2010 SCILLC. All rights reserved.
Characteristics subject to change without notice