Microsemi A10V10B Act 1 series fpgas Datasheet

ACT™ 1 Series FPGAs
Features
• 5V and 3.3V Families fully compatible with JEDEC
specifications
A security fuse may be programmed to disable all further
programming and to protect the design from being copied or
reverse engineered.
• Up to 2000 Gate Array Gates (6000 PLD equivalent gates)
Product Family Profile
• Replaces up to 50 TTL Packages
A1010B
A10V10B
A1020B
A10V20B
1,200
3,000
30
12
2,000
6,000
50
20
Logic Modules
295
547
• Data Rates to 75 MHz
Flip-Flops (maximum)
147
273
• Two In-Circuit Diagnostic Probe Pins Support Speed
Analysis to 25 MHz
• Built-In High Speed Clock Distribution Network
Routing Resources
Horizontal Tracks/Channel
Vertical Tracks/Column
PLICE Antifuse Elements
22
13
112,000
22
13
186,000
• I/O Drive to 10 mA (5 V), 6 mA (3.3 V)
User I/Os (maximum)
57
69
• Nonvolatile, User Programmable
Packages:
• Replaces up to twenty 20-Pin PAL® Packages
Device
• Design Library with over 250 Macro Functions
• Up to 547 Programmable Logic Modules
Capacity
Gate Array Equivalent Gates
PLD Equivalent Gates
TTL Equivalent Packages
20-Pin PAL Equivalent Packages
• Up to 273 Flip-Flops
• Gate Array Architecture Allows Completely Automatic
Place and Route
• Fabricated in 1.0 micron CMOS technology
Description
The ACT™ 1 Series of field programmable gate arrays
(FPGAs) offers a variety of package, speed, and application
combinations. Devices are implemented in silicon gate,
1-micron two-level metal CMOS, and they employ Actel’s
PLICE® antifuse technology. The unique architecture offers
gate array flexibility, high performance, and instant
turnaround through user programming. Device utilization is
typically 95 to 100 percent of available logic modules.
ACT 1 devices also provide system designers with unique
on-chip diagnostic probe capabilities, allowing convenient
testing and debugging. Additional features include an on-chip
clock driver with a hardwired distribution network. The
network provides efficient clock distribution with minimum
skew.
The user-definable I/Os are capable of driving at both TTL
and CMOS drive levels. Available packages include plastic
and ceramic J-leaded chip carriers, ceramic and plastic quad
flatpacks, and ceramic pin grid array.
April 1996
© 1996 Actel Corporation
Performance
5 V Data Rate (maximum)
3.3 V Data Rate (maximum)
Note:
44 PLCC
68 PLCC
84 PLCC
100 PQFP 100 PQFP
80 VQFP 80 VQFP
84 CPGA 84 CPGA
84 CQFP
44 PLCC
68 PLCC
75 MHz
55 MHz
75 MHz
55 MHz
See Product Plan on page 1-286 for package availability.
The Designer and Designer
Advantage™ Systems
The ACT 1 device family is supported by Actel’s Designer and
Designer Advantage Systems, allowing logic design
implementation with minimum effort. The systems offer
Microsoft® Windows™ and X Windows™ graphical user
interfaces and integrate with the resident CAE system to
provide a complete gate array design environment: schematic
capture, simulation, fully automatic place and route, timing
verification, and device programming. The systems also
include the ACTmap™ VHDL optimization and synthesis tool
and the ACTgen™ Macro Builder, a powerful macro function
generator for counters, adders, and other structural blocks.
1-283
The systems are available for 386/486/Pentium™ PC and for
HP™ and Sun™ workstations and for running Viewlogic®,
Mentor Graphics®, Cadence™, OrCAD™, and Synopsys
design environments.
Figure 1 • Partial View of an ACT 1 Device
ACT 1 Device Structure
A partial view of an ACT 1 device (Figure 1) depicts four logic
modules and distributed horizontal and vertical interconnect
tracks. PLICE antifuses, located at intersections of the
horizontal and vertical tracks, connect logic module inputs
and outputs. During programming, these antifuses are
addressed and programmed to make the connections
required by the circuit application.
The ACT 1 Logic Module
The ACT 1 logic module is an 8-input, one-output logic circuit
chosen for the wide range of functions it implements and for
its efficient use of interconnect routing resources (Figure 2).
The logic module can implement the four basic logic
functions (NAND, AND, OR, and NOR) in gates of two, three,
or four inputs. Each function may have many versions, with
different combinations of active-low inputs. The logic module
can also implement a variety of D-latches, exclusivity
functions, AND-ORs, and OR-ANDs. No dedicated hardwired
latches or flip-flops are required in the array, since latches
and flip-flops may be constructed from logic modules
wherever needed in the application.
Figure 2 • ACT 1 Logic Module
I/O Buffers
Each I/O pin is available as an input, output, three-state, or
bidirectional buffer. Input and output levels are compatible
with standard TTL and CMOS specifications. Outputs sink or
1-284
A C T ™ 1 S eri es FP G As
source 10 mA at TTL levels. See Electrical Specifications for
additional I/O buffer specifications.
ACT 1 Array Performance
Device O rganization
Worst-case delays for ACT 1 arrays are calculated in the same
manner as for masked array products. A typical delay
parameter is multiplied by a derating factor to account for
temperature, voltage, and processing effects. However, in an
ACT 1 array, temperature and voltage effects are less
dramatic than with masked devices. The electrical
characteristics of module interconnections on ACT 1 devices
remain constant over voltage and temperature fluctuations.
Temperature and Voltage Effects
ACT 1 devices consist of a matrix of logic modules arranged in
rows separated by wiring channels. This array is surrounded
by a ring of peripheral circuits including I/O buffers,
testability circuits, and diagnostic probe circuits providing
real-time diagnostic capability. Between rows of logic
modules are routing channels containing sets of segmented
metal tracks with PLICE antifuses. Each channel has 22
signal tracks. Vertical routing is permitted via 13 vertical
tracks per logic module column. The resulting network allows
arbitrary and flexible interconnections between logic
modules and I/O modules.
As a result, the total derating factor from typical to
worst-case for a standard speed ACT 1 array is only 1.19 to 1,
compared to 2 to 1 for a masked gate array.
Logic Module Size
Logic module size also affects performance. A mask
programmed gate array cell with four transistors usually
implements only one logic level. In the more complex logic
module (similar to the complexity of a gate array macro) of
an ACT 1 array, implementation of multiple logic levels
within a single module is possible. This eliminates interlevel
wiring and associated RC delays. The effect is termed “net
compression.”
Probe Pin
ACT 1 devices have two independent diagnostic probe pins.
These pins allow the user to observe any two internal signals
by entering the appropriate net name in the diagnostic
software. Signals may be viewed on a logic analyzer using
Actel’s Actionprobe® diagnostic tools. The probe pins can
also be used as user-defined I/Os when debugging is finished.
Ordering Information
A1010
B
–
2
PL
84
C
Application (Temperature Range)
C = Commercial (0 to +70°C)
I = Industrial (–40 to +85°C)
M = Military (–55 to +125°C)
B = MIL-STD-883
Package Lead Count
Package Type
PL = Plastic J-Leaded Chip Carriers
PQ = Plastic Quad Flatpacks
CQ = Ceramic Quad Flatpack
PG = Ceramic Pin Grid Array
VQ = Very Thin Quad Flatpack
Speed Grade
Blank = Standard Speed
–1
= Approximately 15% faster than Standard
–2
= Approximately 25% faster than Standard
–3
= Approximately 35% faster than Standard
Die Revision
B = 1.0 micron CMOS Process
Part Number
A1010
A1020
A10V10
A10V20
=
=
=
=
1200 Gates (5 V)
2000 Gates (5 V)
1200 Gates (3.3 V)
2000 Gates (3.3 V)
1-285
Product Plan
Speed Grade*
Application
Std
–1
–2
–3
C
I
M
B
44-pin Plastic Leaded Chip Carrier (PL)
✔
✔
✔
✔
✔
✔
—
—
68-pin Plastic Leaded Chip Carrier (PL)
✔
✔
✔
✔
✔
✔
—
—
100-pin Plastic Quad Flatpack (PQ)
✔
✔
✔
✔
✔
✔
—
—
80-pin Very Thin (1.0 mm) Quad Flatpack (VQ)
✔
✔
✔
✔
✔
—
—
—
84-pin Ceramic Pin Grid Array (PG)
✔
✔
—
—
✔
—
✔
✔
44-pin Plastic Leaded Chip Carrier (PL)
✔
✔
✔
✔
✔
✔
—
—
68-pin Plastic Leaded Chip Carrier (PL)
✔
✔
✔
✔
✔
✔
—
—
84-pin Plastic Leaded Chip Carrier (PL)
✔
✔
✔
✔
✔
✔
—
—
100-pin Plastic Quad Flatpack (PQ)
✔
✔
✔
✔
✔
✔
—
—
80-pin Very Thin (1.0 mm) Quad Flatpack (VQ)
✔
✔
✔
✔
✔
—
—
—
84-pin Ceramic Pin Grid Array (PG)
✔
✔
—
—
✔
—
✔
✔
84-pin Ceramic Quad Flatpack (CQ)
✔
✔
—
—
✔
—
✔
✔
✔
✔
—
—
—
—
—
—
✔
✔
—
—
—
—
—
—
✔
✔
✔
—
—
—
—
—
—
—
—
—
✔
✔
✔
—
—
—
—
—
—
—
—
—
A1010B Device
A1020B Device
A10V10B Device
68-pin Plastic Leaded Chip Carrier (PL)
80-pin Very Thin (1.0 mm) Quad Flatpack (VQ)
A10V20B Device
68-pin Plastic Leaded Chip Carrier (PL)
84-pin Plastic Leaded Chip Carrier (PL)
80-pin Very Thin (1.0 mm) Quad Flatpack (VQ)
Applications: C
I
M
B
=
=
=
=
Commercial Availability: ✔ = Available
* Speed Grade: –1 = Approx. 15% faster than Standard
Industrial
P = Planned
–2 = Approx. 25% faster than Standard
Military
— = Not Planned
–3 = Approx. 35% faster than Standard
MIL-STD-883
Device Resources
User I/Os
Device
Logic Modules
Gates
44-pin
68-pin
80-pin
84-pin
100-pin
A1010B, A10V10B
295
1200
34
57
57
57
57
A1020B, A10V20B
547
2000
34
57
69
69
69
1-286
A C T ™ 1 S eri es FP G As
Pin Description
CLK
PRA
Clock (Input)
TTL Clock input for global clock distribution network. The
Clock input is buffered prior to clocking the logic modules.
This pin can also be used as an I/O.
DCLK
Diagnostic Clock (Input)
TTL Clock input for diagnostic probe and device
programming. DCLK is active when the MODE pin is HIGH.
This pin functions as an I/O when the MODE pin is LOW.
GND
Ground
Input LOW supply voltage.
I/O
PRB
Input/Output (Input, Output)
I/O pin functions as an input, output, three-state, or
bidirectional buffer. Input and output levels are compatible
with standard TTL and CMOS specifications. Unused I/O pins
are automatically driven LOW by the ALS software.
MODE
Mode (Input)
The MODE pin controls the use of multifunction pins (DCLK,
PRA, PRB, SDI). When the MODE pin is HIGH, the special
functions are active. When the MODE pin is LOW, the pins
function as I/O. To provide Actionprobe capability, the MODE
pin should be terminated to GND through a 10K resistor so
that the MODE pin can be pulled high when required.
NC
No Connection
This pin is not connected to circuitry within the device.
Probe A (Output)
The Probe A pin is used to output data from any user-defined
design node within the device. This independent diagnostic
pin is used in conjunction with the Probe B pin to allow
real-time diagnostic output of any signal path within the
device. The Probe A pin can be used as a user-defined I/O
when debugging has been completed. The pin’s probe
capabilities can be permanently disabled to protect the
programmed design’s confidentiality. PRA is active when the
MODE pin is HIGH. This pin functions as an I/O when the
MODE pin is LOW.
Probe B (Output)
The Probe B pin is used to output data from any user-defined
design node within the device. This independent diagnostic
pin is used in conjunction with the Probe A pin to allow
real-time diagnostic output of any signal path within the
device. The Probe B pin can be used as a user-defined I/O
when debugging has been completed. The pin’s probe
capabilities can be permanently disabled to protect the
programmed design’s confidentiality. PRB is active when the
MODE pin is HIGH. This pin functions as an I/O when the
MODE pin is LOW.
SDI
Serial Data Input (Input)
Serial data input for diagnostic probe and device
programming. SDI is active when the MODE pin is HIGH. This
pin functions as an I/O when the MODE pin is LOW.
V CC
Supply Voltage
Input HIGH supply voltage.
Absolute Maximum Ratings 1
Recommended Operating Conditions
Free air temperature range
Parameter
Symbol
Parameter
Limits
Units
VCC
DC Supply Voltage2
–0.5 to +7.0
Volts
VI
Input Voltage
–0.5 to VCC +0.5
Volts
VO
Output Voltage
–0.5 to VCC +0.5
Volts
IIO
I/O Sink/Source
Current3
± 20
mA
TSTG
Storage Temperature
–65 to +150
°C
Commercial
Industrial
Military
Units
Temperature
Range1
0 to
+70
–40 to
+85
–55 to
+125
°C
Power Supply
Tolerance
±5
± 10
± 10
%VCC
Note:
1. Ambient temperature (TA) used for commercial and industrial;
case temperature (TC) used for military.
Notes:
1. Stresses beyond those listed under “Absolute Maximum Ratings”
may cause permanent damage to the device. Exposure to
absolute maximum rated conditions for extended periods may
affect device reliability. Device should not be operated outside
the Recommended Operating Conditions.
2. VPP = VCC , except during device programming.
3. Device inputs are normally high impedance and draw
extremely low current. However, when input voltage is greater
than VCC + 0.5 V or less than GND – 0.5 V, the internal protection
diode will be forward biased and can draw excessive current.
1-287
Electrical Specifications (5V)
Commercial
Symbol
VOH1
Parameter
Min.
Max.
Min.
Military
Max.
Min.
Max.
Units
(IOH = –10 mA)2
2.4
V
(IOH = –6 mA)
3.84
V
(IOH = –4 mA)
VOL1
Industrial
(IOL = 10
3.7
mA)2
3.7
V
0.5
(IOL = 6 mA)
V
0.33
0.40
0.40
V
VIL
–0.3
0.8
–0.3
0.8
–0.3
0.8
V
VIH
2.0
VCC + 0.3
2.0
VCC + 0.3
2.0
VCC + 0.3
V
Input Transition Time tR, tF2
CIO I/O Capacitance2, 3
Standby Current, ICC4 (typical
5
= 1 mA)
–10
Leakage Current
500
500
500
ns
10
10
10
pF
3
10
20
mA
10
µA
10
–10
10
–10
Notes:
1. Only one output tested at a time. VCC = min.
2. Not tested, for information only.
3. Includes worst-case 84-pin PLCC package capacitance. VOUT = 0 V, f = 1 MHz.
4. Typical standby current = 1 mA. All outputs unloaded. All inputs = VCC or GND.
5. VO , VIN = VCC or GND.
Electrical Specifications (3.3V)
Commercial
Parameter
Min.
VOH1
VOL1
Units
Max.
(IOH = –4 mA)
2.15
V
(IOH = –3.2 mA)
2.4
V
(IOL = 6 mA)
0.4
V
VIL
–0.3
0.8
V
VIH
2.0
VCC + 0.3
V
500
ns
10
pF
0.75
mA
10
µA
Input Transition Time tR, tF2
CIO I/O Capacitance2, 3
Standby Current, ICC4 (typical
5
Leakage Current
= 0.3 mA)
–10
Notes:
1. Only one output tested at a time. VCC = min.
2. Not tested, for information only.
3. Includes worst-case 84-pin PLCC package capacitance. VOUT = 0 V, f = 1 MHz.
4. Typical standby current = 0.3 mA. All outputs unloaded. All inputs = VCC or GND.
5. VO, VIN = VCC or GND
1-288
A C T ™ 1 S eri es FP G As
Package Thermal Characteristics
The device junction to case thermal characteristics is
θjc, and the junction to ambient air characteristics is θja. The
thermal characteristics for θja are shown with two different
air flow rates. Maximum junction temperature is 150°C.
A sample calculation of the maximum power dissipation for
an 84-pin plastic leaded chip carrier at commercial
temperature is as follows:
Max junction temp. ( ° C ) – Max commercial temp. ( ° C )
150 ° C – 70 ° C
-------------------------------------------------------------------------------------------------------------------------------------------------- = ----------------------------------- = 2.2 W
θ ja ( ° C ⁄ W )
37 ° C ⁄ W
Pin Count
θjc
θja
Still Air
θja
300 ft/min
Units
Plastic J-Leaded Chip Carrier
44
68
84
15
13
12
45
38
37
35
29
28
°C/W
°C/W
°C/W
Plastic Quad Flatpack
100
13
48
40
°C/W
Very Thin (1.0 mm) Quad Flatpack
80
12
43
35
°C/W
Ceramic Pin Grid Array
84
8
33
20
°C/W
Ceramic Quad Flatpack
84
5
40
30
°C/W
Package Type
General Power Equation
P = [ICCstandby + ICCactive] * VCC + IOL * VOL * N + IOH *
(VCC – VOH) * M
The power due to standby current is typically a small
component of the overall power. Standby power is calculated
below for commercial, worst case conditions.
ICC
VCC
Power
3 mA
5.25 V
15.75 mW (max)
1 mA
5.25 V
5.25 mW (typ)
ICCactive is the current flowing due to CMOS switching.
0.75 mA
3.60 V
2.70 mW (max)
IOL, IOH are TTL sink/source currents.
0.30 mA
3.30 V
0.99 mW (typ)
Where:
ICCstandby is the current flowing when no inputs or
outputs are changing.
VOL, VOH are TTL level output voltages.
Active Power Component
N equals the number of outputs driving TTL loads to
VOL.
Power dissipation in CMOS devices is usually dominated by
the active (dynamic) power dissipation. This component is
frequency dependent, a function of the logic and the
M equals the number of outputs driving TTL loads to
VOH.
An accurate determination of N and M is problematical
because their values depend on the family type, design
details, and on the system I/O. The power can be divided into
two components: static and active.
Static Power Component
Actel FPGAs have small static power components that result
in lower power dissipation than PALs or PLDs. By integrating
multiple PALs/PLDs into one FPGA, an even greater
reduction in board-level power dissipation can be achieved.
external I/O. Active power dissipation results from charging
internal chip capacitances of the interconnect,
unprogrammed antifuses, module inputs, and module
outputs, plus external capacitance due to PC board traces
and load device inputs. An additional component of the active
power dissipation is the totem-pole current in CMOS
transistor pairs. The net effect can be associated with an
equivalent capacitance that can be combined with frequency
and voltage to represent active power dissipation.
1-289
Equivalent Capacitance
CEQM
= Equivalent capacitance of logic modules in pF
The power dissipated by a CMOS circuit can be expressed by
the Equation 1.
CEQI
= Equivalent capacitance of input buffers in pF
CEQO
= Equivalent capacitance of output buffers in pF
CEQCR
= Equivalent capacitance of routed array clock in
pF
CEQ is the equivalent capacitance expressed in pF.
CL
= Output lead capacitance in pF
VCC is the power supply in volts.
fm
= Average logic module switching rate in MHz
F is the switching frequency in MHz.
fn
= Average input buffer switching rate in MHz
fp
= Average output buffer switching rate in MHz
fq1
= Average first routed array clock rate in MHz (All
families)
Power (uW) = CEQ * VCC2 * F
(1)
Where:
Equivalent capacitance is calculated by measuring ICCactive
at a specified frequency and voltage for each circuit
component of interest. Measurements have been made over a
range of frequencies at a fixed value of VCC. Equivalent
capacitance is frequency independent so that the results may
be used over a wide range of operating conditions. Equivalent
capacitance values are shown below.
C EQ Values for Actel FPGAs
Fixed Capacitance Values for Actel FPGAs
(pF)
Device Type
r1
routed_Clk1
A10V10B
A10V20B
A1010B
A1020B
A1010B
41.4
A1020B
68.6
3.2
3.7
A10V10B
40
Input Buffers (CEQI)
10.9
22.1
A10V20B
65
Output Buffers (CEQO)
11.6
31.2
Modules (CEQM)
Routed Array Clock Buffer
Loads (CEQCR)
4.1
Determining Average Switching Frequency
4.6
To calculate the active power dissipated from the complete
design, the switching frequency of each part of the logic must
be known. Equation 2 shows a piece-wise linear summation
over all components.
Power = VCC2 * [(m * CEQM * fm)modules +
(n * CEQI* fn)inputs + (p * (CEQO+ CL) * fp)outputs +
0.5 * (q1 * CEQCR * fq1)routed_Clk1 +
(r1 * fq1)routed_Clk1]
(2)
Where:
To determine the switching frequency for a design, you must
have a detailed understanding of the data input values to the
circuit. The following guidelines are meant to represent
worst-case scenarios so that they can be generally used to
predict the upper limits of power dissipation. These
guidelines are as follows:
Logic Modules (m)
90% of modules
Inputs switching (n)
#inputs/4
Outputs switching (p)
#outputs/4
First routed array clock loads (q1)
40% of modules
Load capacitance (CL)
35 pF
m
= Number of logic modules switching at fm
Average logic module switching rate (fm) F/10
n
= Number of input buffers switching at fn
Average input switching rate (fn)
F/5
p
= Number of output buffers switching at fp
Average output switching rate (fp)
F/10
q1
= Number of clock loads on the first routed array
clock (All families)
Average first routed array clock rate F
(fq1)
r1
= Fixed capacitance due to first routed array
clock (All families)
1-290
A C T ™ 1 S eri es FP G As
Functional Timing Tests
AC timing for logic module internal delays is determined
after place and route. The DirectTime Analyzer utility
displays actual timing parameters for circuit delays. ACT 1
devices are AC tested to a “binning” circuit specification.
The circuit consists of one input buffer + n logic modules +
one output buffer (n = 16 for A1010B; n = 28 for A1020B). The
logic modules are distributed along two sides of the device, as
inverting or non-inverting buffers. The modules are
connected through programmed antifuses with typical
capacitive loading.
Propagation delay [tPD = (tPLH + tPHL)/2] is tested to the
following AC test specifications.
Output Buffer Performance Derating (5V)
Source
–4
10
–6
IOH (mA)
IOL (mA)
Sink
12
8
6
4
0.2
–8
–10
0.3
0.4
0.5
–12
4.0
0.6
3.6
VOL (Volts)
3.2
2.8
2.4
2.0
2.0
2.5
VOH (Volts)
Military, worst-case values at 125°C, 4.5 V.
Commercial, worst-case values at 70°C, 4.75 V.
Note:
The above curves are based on characterizations of sample devices and are not completely tested on all devices.
Output Buffer Performance Derating (3.3V)
Source
–4
10
–6
IOH (mA)
IOL (mA)
Sink
12
8
6
4
0.0
–8
–10
0.1
0.2
0.3
0.4
–12
0
0.5
VOL (Volts)
1.0
1.5
VOH (Volts)
Commercial, worst-case values at 70°C, 4.75 V.
Note:
The above curves are based on characterizations of sample devices and are not completely tested on all devices.
1-291
ACT 1 Timing Module*
Internal Delays
Input Delay
I/O Module
tINYL = 3.1 ns
Predicted
Routing
Delays
Output Delay
I/O Module
Logic Module
tIRD2 = 1.4 ns
tDLH = 6.7 ns
tIRD1 = 0.9 ns
tIRD4 = 3.1 ns
tIRD8 = 6.6 ns
ARRAY
CLOCK
tCKH = 5.6 ns
tPD = 2.9 ns
tCO = 2.9 ns
tRD1 = 0.9 ns
tRD2 = 1.4 ns
tRD4 = 3.1 ns
tRD8 = 6.6 ns
tENHZ = 11.6 ns
FO = 128
FMAX = 70 MHz
* Values shown for ACT 1 ‘–3 speed’ devices at worst-case commercial conditions.
Predictable Performance: Tight Delay
Distributions
Propagation delay between logic modules depends on the
resistive and capacitive loading of the routing tracks, the
interconnect elements, and the module inputs being driven.
Propagation delay increases as the length of routing tracks,
the number of interconnect elements, or the number of
inputs increases.
From a design perspective, the propagation delay can be
statistically correlated or modeled by the fanout (number of
loads) driven by a module. Higher fanout usually requires
some paths to have longer routing tracks.
The ACT 1 family delivers a very tight fanout delay
distribution. This tight distribution is achieved in two ways: by
decreasing the delay of the interconnect elements and by
decreasing the number of interconnect elements per path.
Actel’s patented PLICE antifuse offers a very low
resistive/capacitive interconnect. The ACT 1 family’s
antifuses, fabricated in 1.0 micron lithography, offer nominal
levels of 200 ohms resistance and 7.5 femtofarad (fF)
capacitance per antifuse.
The ACT 1 fanout distribution is also tight due to the low
number of antifuses required for each interconnect path. The
ACT 1 family’s proprietary architecture limits the number of
antifuses per path to a maximum of four, with 90% of
interconnects using two antifuses.
1-292
Timing Characteristics
Timing characteristics for ACT 1 devices fall into three
categories: family dependent, device dependent, and design
dependent. The input and output buffer characteristics are
common to all ACT 1 family members. Internal routing delays
are device dependent. Design dependency means actual delays
are not determined until after placement and routing of the
user design is complete. Delay values may then be determined
by using the DirectTime Analyzer utility or performing
simulation with post-layout delays.
Critical Nets and Typical Nets
Propagation delays are expressed only for typical nets, which
are used for initial design performance evaluation. Critical
net delays can then be applied to the most time-critical paths.
Critical nets are determined by net property assignment prior
to placement and routing. Up to 6% of the nets in a design may
be designated as critical, while 90% of the nets in a design are
typical.
Long Tracks
Some nets in the design use long tracks. Long tracks are
special routing resources that span multiple rows, columns, or
modules. Long tracks employ three and sometimes four
antifuse connections. This increases capacitance and
resistance, resulting in longer net delays for macros
connected to long tracks. Typically, up to 6% of nets in a fully
utilized device require long tracks. Long tracks contribute
approximately 5 ns to 10 ns delay. This additional delay is
represented statistically in higher fanout (FO=8) routing
delays in the data sheet specifications section.
A C T ™ 1 S eri es FP G As
Timing Derating
“standard speed” timing parameters, and must be multiplied
by the appropriate voltage and temperature derating factors
for a given application.
A best case timing derating factor of 0.45 is used to reflect
best case processing. Note that this factor is relative to the
Timing Derating Factor (Tem perature and Voltage)
Industrial
(Commercial Minimum/Maximum Specification) x
Military
Min.
Max.
Min.
Max.
0.69
1.11
0.67
1.23
Timing Derating Factor for Designs at Typical Temperature (T J = 25°C) and
Voltage (5.0 V)
(Commercial Maximum Specification) x
0.85
Temperature and Voltage Derating Factors
(normalized to Worst-Case Commercial, T J = 4.75 V, 70°C)
–55
–40
0
25
70
85
125
4.50
0.75
0.79
0.86
0.92
1.06
1.11
1.23
4.75
0.71
0.75
0.82
0.87
1.00
1.05
1.16
5.00
0.69
0.72
0.80
0.85
0.97
1.02
1.13
5.25
0.68
0.69
0.77
0.82
0.95
0.98
1.09
5.50
0.67
0.69
0.76
0.81
0.93
0.97
1.08
Junction Temperature and Voltage Derating Curves
(normalized to Worst-Case Commercial, TJ = 4.75 V, 70°C)
1.3
Derating Factor
1.2
1.1
125°C
1.0
85°C
70°C
0.9
25°C
0.8
0°C
–40°C
–55°C
0.7
0.6
4.50
4.75
5.00
5.25
5.50
Voltage (V)
Note:
This derating factor applies to all routing and propagation delays.
1-293
Temperature and Voltage Deratin g
Factors (normalized to Worst-Case
Commercial, T J = 3.0 V, 70°C)
0
25
70
2.7
1.05
1.09
1.30
3.0
0.81
0.84
1.00
3.3
0.64
0.67
0.79
3.6
0.62
0.64
0.76
Junction Temperature and Voltage Derating Curves
(normalized to Worst-Case Commercial, TJ = 3.0 V, 70°C)
1.3
Derating Factor
1.2
1.1
1.0
0.9
0.8
70°C
0.7
25°C
0°C
0.6
0.5
2.7
3.0
3.3
Voltage (V)
Note:
1-294
This derating factor applies to all routing and propagation delays.
3.6
A C T ™ 1 S eri es FP G As
Parameter Measurement
Output Buffer Delays
E
D
VCC
In
50%
PAD
VOL
TRIBUFF
PAD
To AC test loads (shown below)
VCC
GND
50%
VOH
E
1.5 V
1.5 V
50%
VCC
50%
VCC
GND
1.5 V
PAD
E
PAD
GND
10%
VOL
tDHL
tDLH
tENZL
GND
50%
VOH
50%
90%
1.5 V
tENHZ
tENZH
tENLZ
AC Test Loads
Load 1
(Used to measure propagation delay)
Load 2
(Used to measure rising/falling edges)
VCC
GND
To the output under test
35 pF
R to VCC for tPLZ/tPZL
R to GND for tPHZ/tPZH
R = 1 kΩ
To the output under test
35 pF
Input Buffer Delays
Module Delays
PAD
S
A
B
Y
INBUF
Y
VCC
3V
PAD
1.5 V 1.5 V
VCC
Y
GND
0V
50%
50%
tINYH
S, A or B
50% 50%
VCC
Out
GND
50%
tPLH
GND
50%
tPHL
VCC
Out
tINYL
50%
tPHL
GND
50%
tPLH
1-295
Sequential Ti ming Characteristics
Flip-Flops and Latches
D
E
CLK
Q
PRE
CLR
(Positive edge triggered)
tHD
D1
tSUD
tA
tWCLKA
CLK
tSUENA
E
tCO
Q
tRS
PRE, CLR
tWASYN
Note:
1-296
D represents all data functions involving A, B, S for multiplexed flip-flops.
A C T ™ 1 S eri es FP G As
ACT 1 Timing Characteristics
(Worst-Case Commercial Conditions, V CC = 4.75 V, T J = 70°C) 1
Logic Module Propagation Delays
‘–3’ Speed
Parameter
Description
Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Units
tPD1
Single Module
2.9
3.4
3.8
4.5
6.5
ns
tPD2
Dual Module Macros
6.8
7.8
8.8
10.4
15.1
ns
tCO
Sequential Clk to Q
2.9
3.4
3.8
4.5
6.5
ns
tGO
Latch G to Q
2.9
3.4
3.8
4.5
6.5
ns
tRS
Flip-Flop (Latch) Reset to Q
2.9
3.4
3.8
4.5
6.5
ns
Predicted Routing
‘–2’ Speed
‘–1’ Speed ‘Std’ Speed 3.3 V Speed
Delays2
tRD1
FO=1 Routing Delay
0.9
1.1
1.2
1.4
2.0
ns
tRD2
FO=2 Routing Delay
1.4
1.7
1.9
2.2
3.2
ns
tRD3
FO=3 Routing Delay
2.1
2.5
2.8
3.3
4.8
ns
tRD4
FO=4 Routing Delay
3.1
3.6
4.1
4.8
7.0
ns
tRD8
FO=8 Routing Delay
6.6
7.7
8.7
10.2
14.8
ns
Sequential Timing Characteristics3
tSUD
Flip-Flop (Latch) Data Input Setup
5.5
6.4
7.2
8.5
10.0
ns
tHD4
Flip-Flop (Latch) Data Input Hold
0.0
0.0
0.0
0.0
0.0
ns
tSUENA
Flip-Flop (Latch) Enable Setup
5.5
6.4
7.2
8.5
10.0
ns
tHENA
Flip-Flop (Latch) Enable Hold
0.0
0.0
0.0
0.0
0.0
ns
tWCLKA
Flip-Flop (Latch) Clock Active Pulse
Width
6.8
8.0
9.0
10.5
9.8
ns
Flip-Flop (Latch)
Asynchronous Pulse Width
6.8
8.0
9.0
10.5
9.8
ns
tA
Flip-Flop Clock Input Period
14.2
16.7
18.9
22.3
20.0
ns
fMAX
Flip-Flop (Latch) Clock
Frequency (FO = 128)
tWASYN
70
60
53
45
50
MHz
Notes:
1. VCC = 3.0 V for 3.3V specifications.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device
performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based
on actual routing delay measurements performed on the device prior to shipment.
3. Setup times assume fanout of 3. Further testing information can be obtained from the DirectTime Analyzer utility.
4. The Hold Time for the DFME1A macro may be greater than 0 ns. Use the Designer 3.0 or later Timer to check the Hold Time for this macro.
1-297
ACT 1 Timing Characteristics (continued)
(Worst-Case Commercial Conditions)
Input Module Propagation Delays
‘–3’ Speed
‘–2’ Speed
‘–1’ Speed ‘Std’ Speed 3.3 V Speed
Parameter Description
Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Units
tINYH
Pad to Y High
3.1
3.5
4.0
4.7
6.8
ns
tINYL
Pad to Y Low
3.1
3.5
4.0
4.7
6.8
ns
Input Module Predicted Routing Delays1
tIRD1
FO=1 Routing Delay
0.9
1.1
1.2
1.4
2.0
ns
tIRD2
FO=2 Routing Delay
1.4
1.7
1.9
2.2
3.2
ns
tIRD3
FO=3 Routing Delay
2.1
2.5
2.8
3.3
4.8
ns
tIRD4
FO=4 Routing Delay
3.1
3.6
4.1
4.8
7.0
ns
tIRD8
FO=8 Routing Delay
6.6
7.7
8.7
10.2
14.8
ns
FO = 16
FO = 128
4.9
5.6
5.6
6.4
6.4
7.3
7.5
8.6
6.7
7.9
ns
FO = 16
FO = 128
6.4
7.0
7.4
8.1
8.4
9.2
9.9
10.8
8.8
10.0
ns
Global Clock Network
tCKH
tCKL
tPWH
tPWL
tCKSW
tP
fMAX
Input Low to High
Input High to Low
Minimum Pulse Width
High
FO = 16
FO = 128
6.5
6.8
7.5
8.0
8.5
9.0
10.0
10.5
8.9
9.8
ns
Minimum Pulse Width
Low
FO = 16
FO = 128
6.5
6.8
7.5
8.0
8.5
9.0
10.0
10.5
8.9
9.8
ns
Maximum Skew
FO = 16
FO = 128
Minimum Period
Maximum Frequency
FO = 16
FO = 128
FO = 16
FO = 128
1.2
1.8
13.2
14.2
1.3
2.1
15.4
16.7
75
70
1.5
2.4
17.6
18.9
65
60
1.8
2.8
20.9
22.3
57
53
1.5
2.4
18.2
20
48
45
ns
ns
55
50
MHz
Note:
1. These parameters should be used for estimating device performance. Optimization techniques may further reduce delays by 0 to 4 ns.
Routing delays are for typical designs across worst-case operating conditions. Post-route timing analysis or simulation is required to
determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior
to shipment.
1-298
A C T ™ 1 S eri es FP G As
ACT 1 Timing Characteristics (continued)
(Worst-Case Commercial Conditions)
Output Module Timing
‘–3’ Speed
‘–2’ Speed
‘–1’ Speed ‘Std’ Speed 3.3 V Speed
Parameter Description
Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Units
TTL Output Module Timing1
tDLH
Data to Pad High
6.7
7.6
8.7
10.3
15.0
ns
tDHL
Data to Pad Low
7.5
8.6
9.8
11.5
16.7
ns
tENZH
Enable Pad Z to High
6.6
7.5
8.6
10.2
14.8
ns
tENZL
Enable Pad Z to Low
7.9
9.1
10.4
12.2
17.7
ns
tENHZ
Enable Pad High to Z
10.0
11.6
13.1
15.4
22.4
ns
tENLZ
Enable Pad Low to Z
9.0
10.4
11.8
13.9
20.2
ns
dTLH
Delta Low to High
0.06
0.07
0.08
0.09
0.13 ns/pF
dTHL
Delta High to Low
0.08
0.09
0.10
0.12
0.17 ns/pF
CMOS Output
Module Timing1
tDLH
Data to Pad High
7.9
9.2
10.4
12.2
17.7
ns
tDHL
Data to Pad Low
6.4
7.2
8.2
9.8
14.2
ns
tENZH
Enable Pad Z to High
6.0
6.9
7.9
9.2
13.4
ns
tENZL
Enable Pad Z to Low
8.3
9.4
10.7
12.7
18.5
ns
tENHZ
Enable Pad High to Z
10.0
11.6
13.1
15.4
22.4
ns
tENLZ
Enable Pad Low to Z
9.0
10.4
11.8
13.9
20.2
ns
dTLH
Delta Low to High
0.10
0.11
0.13
0.15
0.22 ns/pF
dTHL
Delta High to Low
0.06
0.07
0.08
0.09
0.13 ns/pF
Notes:
1. Delays based on 35 pF loading.
2. SSO information can be found in the “Simultaneous Switching Output Limits for Actel FPGAs” application note on page 4-125.
1-299
Package Pin Assignments
44-Pin PLCC
68-Pin PLCC
1 68
1 44
68-Pin
PLCC
44-Pin
PLCC
A1010B, A10V10B
Function
A1020B, A10V20B
Functions
4
VCC
VCC
GND
14
GND
GND
VCC
VCC
15
GND
GND
16
VCC
VCC
21
VCC
VCC
21
GND
GND
25
VCC
VCC
25
VCC
VCC
32
GND
GND
32
GND
GND
38
VCC
VCC
33
CLK, I/O
CLK, I/O
49
GND
GND
34
MODE
MODE
52
CLK, I/O
CLK, I/O
35
VCC
VCC
54
MODE
MODE
36
SDI, I/O
SDI, I/O
55
VCC
VCC
37
DCLK, I/O
DCLK, I/O
56
SDI, I/O
SDI, I/O
38
PRA, I/O
PRA, I/O
57
DCLK, I/O
DCLK, I/O
39
PRB, I/O
PRB, I/O
58
PRA, I/O
PRA, I/O
43
GND
GND
59
PRB, I/O
PRB, I/O
66
GND
GND
A1010B
Function
A1020B
Function
3
VCC
VCC
10
GND
14
Signal
Signal
Notes:
1. NC: Denotes No Connection
2. All unlisted pin numbers are user I/Os.
3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.
1-300
A C T ™ 1 S eri es FP G As
Package Pin Assignments (continued)
84-Pin PLCC
1 84
A1020B
84-Pin
PLCC
Signal
A1020B, A10V20B
Function
4
VCC
12
NC
18
GND
19
GND
25
VCC
26
VCC
33
VCC
40
GND
46
VCC
60
GND
61
GND
64
CLK, I/O
66
MODE
67
VCC
68
VCC
72
SDI, I/O
73
DCLK, I/O
74
PRA, I/O
75
PRB, I/O
82
GND
Notes:
1. NC: Denotes No Connection
2. All unlisted pin numbers are user I/Os.
3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.
1-301
Package Pin Assignments (continued)
100-Pin PQFP
100-Pin
PQFP
100
1
Pin
A1010B
Function
A1020B
Function
Pin
A1010B
Function
A1020B
Function
1
2
3
4
5
6
13
19
27
28
29
30
31
32
33
36
37
43
44
48
49
50
51
52
NC
NC
NC
NC
NC
PRB, I/O
GND
VCC
NC
NC
NC
NC
NC
NC
NC
GND
GND
VCC
VCC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
PRB, I/O
GND
VCC
NC
NC
NC
NC
I/O
I/O
I/O
GND
GND
VCC
VCC
I/O
I/O
I/O
NC
NC
53
54
55
56
63
69
77
78
79
80
81
82
86
87
90
92
93
94
95
96
97
98
99
100
NC
NC
NC
VCC
GND
VCC
NC
NC
NC
NC
NC
NC
GND
GND
CLK, I/O
MODE
VCC
VCC
NC
NC
NC
SDI, I/O
DCLK, I/O
PRA, I/O
NC
NC
NC
VCC
GND
VCC
NC
NC
NC
I/O
I/O
I/O
GND
GND
CLK, I/O
MODE
VCC
VCC
I/O
I/O
I/O
SDI, I/O
DCLK, I/O
PRA, I/O
Notes:
1. NC: Denotes No Connection
2. All unlisted pin numbers are user I/Os.
3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.
1-302
A C T ™ 1 S eri es FP G As
Package Pin Assignments (continued)
80-Pin VQFP
1
80
80-Pin
VQFP
A1010B, A10V10B
Function
A1020B, A10V20B
Function
Pin
A1010B, A10V10B
Function
A1020B, A10V20B
Function
2
NC
I/O
47
GND
GND
3
NC
I/O
50
CLK, I/O
CLK, I/O
4
NC
I/O
52
MODE
MODE
7
GND
GND
53
VCC
VCC
13
VCC
VCC
54
NC
I/O
17
NC
I/O
55
NC
I/O
18
NC
I/O
56
NC
I/O
19
NC
I/O
57
SDI, I/O
SDI, I/O
20
VCC
VCC
58
DCLK, I/O
DCLK, I/O
27
GND
GND
59
PRA, I/O
PRA, I/O
33
VCC
VCC
60
NC
NC
41
NC
I/O
61
PRB, I/O
PRB, I/O
42
NC
I/O
68
GND
GND
43
NC
I/O
74
VCC
VCC
Pin
Notes:
1. NC: Denotes No Connection
2. All unlisted pin numbers are user I/Os.
3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.
1-303
Package Pin Assignments (continued)
84-Pin CPGA
1
2
3
4
5
6
7
8
9
10 11
A
B
C
D
E
84-Pin
CPGA
F
G
H
J
K
L
Orientation Pin (C3)
Pin
A1010B Function
A1020B Function
Pin
A1010B Function
A1020B Function
A11
PRA, I/O
PRA, I/O
E10
VCC
VCC
B1
NC
I/O
E11
MODE
MODE
B2
NC
NC
F1
VCC
VCC
B5
VCC
VCC
F9
CLK, I/O
CLK, I/O
B7
GND
GND
F10
GND
GND
B10
PRB, I/O
PRB, I/O
G2
VCC
VCC
B11
SDI, I/O
SDI,I/O
G10
GND
GND
C1
NC
I/O
J2
NC
I/O
C2
NC
I/O
J10
NC
I/O
C10
DCLK, I/O
DCLK, I/O
K1
NC
I/O
C11
NC
I/O
K2
VCC
VCC
D10
NC
I/O
K5
GND
GND
D11
NC
I/O
K7
VCC
VCC
E2
GND
GND
K10
NC
I/O
E3
GND
GND
K11
NC
I/O
E9
VCC
VCC
L1
NC
I/O
Notes:
1. NC: Denotes No Connection
2. All unlisted pin numbers are user I/Os.
3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.
1-304
A C T ™ 1 S eri es FP G As
Package Pin Assignments (continued)
84-Pin CQFP
84
Pin #1
Index
1
84-Pin
CQFP
Pin
A1020B Function
Pin
A1020B Function
1
NC
53
CLK, I/O
7
GND
55
MODE
8
GND
56
VCC
14
VCC
57
VCC
15
VCC
61
SDI, I/O
22
VCC
62
DCLK, I/O
29
GND
63
PRA, I/O
35
VCC
64
PRB, I/O
49
GND
71
GND
50
GND
77
VCC
Notes:
1. NC: Denotes No Connection
2. All unlisted pin numbers are user I/Os.
3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.
1-305
1-306