ON LB11850VA-TLM-H For fan motor single-phase full-wave pre-driver with speed control function Datasheet

Ordering number : ENA0609A
LB11850VA
Monolithic Digital IC
For Fan Motor
Single-Phase Full-Wave Pre-Driver
with Speed Control Function
http://onsemi.com
Overview
The LB11850VA is a single-phase bipolar fan motor driver with speed control function that works with a speed
feedback signal. A highly efficient, quiet and low power consumption motor driver circuit, with a high speed
accuracy and large variable speed can be implemented by adding a small number of external components.
This pre-driver is optimal for driving large scale fan motors (with large air volume and large current) such as those
used in servers and consumer products.
Functions and features
• Pre-driver for single-phase full-wave drive
→PMOS-NMOS is used as an external power TR, enabling high-efficiency and low-power-consumption drive by
means of the low-saturation output and single-phase full-wave drive.
• On-chip speed control circuit
→The speed control (closed loop control) using a speed feedback signal makes it possible to achieve higher speed
accuracy and lower speed fluctuations when supply voltage fluctuates or load fluctuates, compared with an
open-loop control system. Separately excited upper direct PWM control method is used as the variable-speed
control system.
• External PWM input or analog voltage input enabling variable speed control
→The speed control input signal is compatible with PWM duty ratio or analog voltages.
• On-chip soft start circuit
• Lowest speed setting pin
→The lowest speed can be set with the external resistor.
• Current limiter circuit incorporated
→Chopper type current limit at start or lock.
• Reactive current cut circuit incorporated
→Reactive current before phase change is cut to enable silent and low-consumption drive.
• Constraint protection and automatic reset functions incorporated
• FG (speed detection), RD (lock detection) output
• Constant-voltage output pin for hall bias
Semiconductor Components Industries, LLC, 2013
May, 2013
32207 MS IM 20070301-S00003 / D0606 MH IM 20060619-S00002 No.A0609-1/15
LB11850VA
Specifications
Absolute Maximum Ratings at Ta = 25°C
Parameter
VCC maximum supply voltage
Symbol
Conditions
Ratings
Unit
VCC max
18
V
OUTN pin maximum output current
IOUTN max
20
mA
OUTP pin maximum sink current
IOUTP max
20
mA
OUT pin output withstand voltage
VOUT max
18
V
HB
10
mA
HB maximum output current
CTL, C pin withstand voltage
CVI, LIM pin withstand voltage
RD/FD output pin output withstand voltage
RD/FG output current
5VREG pin maximum output current
Allowable power dissipation
CTL, C max
7
V
CVI, LIM max
7
V
FG max
19
V
FG max
10
mA
I5VREG max
10
mA
0.9
W
Pd max
Mounted on a specified board *
Operating temperature range
Topr
-30 to +95
°C
Storage temperature range
Tstg
-55 to +150
°C
Note *1: Mounted on a specified board: 114.3mm×76.1mm×1.6mm, glass epoxy.
Note *2: Tj max = 150°C. Use the device in a condition that the chip temperature does not exceed Tj = 150°C during operation.
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating
Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.
Recommended Operating Ranges at Ta = 25°C
Parameter
Symbol
Conditions
Ratings
Unit
VCC supply voltage 1
VCC1
VCC pin
5.5 to 16
V
VCC supply voltage 2
VCC2
When VCC-5VREG shorted
4.5 to 5.5
V
CTL input voltage range
VCTL
0 to 5VREG
V
LIM input voltage range
VLIM
0 to 5VREG
V
VCI input voltage range
VCVI
0 to 5VREG
V
Hall input common phase input voltage
VICM
0.2 to 3
V
range
Electrical Characteristics at Ta = 25°C, VCC = 12V, unless otherwise specified
Parameter
Symbol
Ratings
Conditions
min
Circuit current
5VREG voltage
typ
unit
max
ICC1
During drive
12
15
mA
ICC2
During lock protection
12
15
mA
V
5VREG
4.8
5.0
5.2
1.05
1.20
1.35
V
VLIM
190
210
230
mV
VCRH
2.8
3.0
3.2
V
HB voltage
VHB
Current limiter voltage
CPWM pin H level voltage
I5VREG = 5mA
IHB = 5mA
CPWM pin L level voltage
VCRL
0.9
1.1
1.3
V
CPWM pin charge current
ICPWM1
VCPWM = 0.5V
24
30
36
μA
CPWM pin discharge current
ICPWM2
VCPWM = 3.5V
21
27
33
μA
CPWM oscillation frequency
FPWM
CT pin H level voltage
VCTH
2.8
3.0
3.2
V
CT pin L level voltage
VCTL
0.9
1.1
1.3
V
CT pin charge current
ICT1
VCT = 2V
1.6
2.0
2.5
μA
CT pin discharge current
ICT2
VCT = 2V
0.16
0.20
0.25
CT pin charge/discharge current ratio
RCT
ICT1/ICT2
8
10
12
OUTN pin output H voltage
VONH
IO = 10mA
VCC-0.85
VCC-1.0
OUTN pin output L voltage
VONL
IO = 10mA
0.9
1.0
V
OUTP pin output L voltage
VOPL
IO = 10mA
0.5
0.65
V
C = 220pF
30
kHz
μA
times
V
Continued on next page.
No.A0609-2/14
LB11850VA
Continued from preceding page.
Parameter
Symbol
Ratings
Conditions
min
Hall input sensitivity
VHN
unit
typ
IN+, IN- difference voltage
max
±15
±25
mV
0.15
030
μA
30
μA
0.15
0.30
V
30
μA
0.8
1.1
V
3.2
3.45
3.7
V
V
(including offset and hysteresis)
FG output L voltage
VFGL
IFG = 5mA
FG pin leak current
IFGL
VFG = 19V
RD output L voltage
VRDL
IRD = 5mA
RD pin leak current
IRDL
VRD = 19V
EO pin output H voltage
VEOH
IEO1 = -0.2mA
EO pin output L voltage
VEOL
IEO1 = 0.2mA
RC pin output H voltage
VRCH
RC pin output L voltage
RC pin clamp voltage
CTL pin input H voltage
VREG-1.2
VREG-0.8
V
VRCL
0.7
0.8
1.05
VRCCLP
1.3
1.5
1.7
V
VCTLH
2.0
VREG
V
CTL pin input L voltage
VCTLL
0
1.0
V
CTL pin input open voltage
VCTLO
VREG-0.5
VREG
V
CTL pin H input H current
ICTLH
VFGIN = 5VREG
10
μA
CTL pin L input L current
ICTLL
VFGIN = 0V
-10
0
-120
-90
C pin output H voltage
VCH
VREG-0.3
VREG-0.1
C pin output L voltage
VCL
1.8
2.0
IBLIM
-1
LIM pin input bias current
LIM pin common phase input voltage range
VILIM
2.0
SOFT pin charge current
ICSOFT
1.0
SOFT pin operating voltage range
VISOFT
2.0
CVI pin input bias current
IB(VCI)
VIVCI
CVI pin common phase input voltage range
μA
V
2.2
V
1
μA
VREG
V
1.6
μA
VREG
V
-1
2
μA
2.0
VREG
1.3
CVO pin output H level voltage
VOH(VCO)
VREG-0.35
VREG-0.2
Output L level voltage
VOL(VCO)
1.8
2.0
V
V
2.2
V
Package Dimensions
unit : mm (typ)
3287
Pd max -- Ta
6.5
24
0.5
6.4
4.4
13
12
1
0.5
0.15
0.22
Mounted on a specified board:
114.3×76.1×1.6mm3,glass epoxy
1.0
0.9
0.8
0.6
0.4
0.2
0
-30
0
30
60
9095
120
Ambient temperature, Ta -- °C
0.1
(1.3)
1.5max
(0.5)
Allowable power dissipation, Pd max -- W
1.2
SANYO : SSOP24(225mil)
No.A0609-3/14
LB11850VA
Pin Assignment
OUT2P
1
24 OUT1P
OUT2N
2
23 OUT1N
VCC
3
22 SGND
SENCE
4
21 5VREG
CVI
5
20 C
CVO
6
19 EO
LB11850VA
CTL
7
18 EI
RC
8
17 LIM
SOFT
9
16 CT
CPWM 10
15 IN+
FG 11
14 HB
RD 12
13 INTop view
Truth Table
Lock protection CPWM = H
IN-
IN+
H
L
L
CT
OUT1P
OUT1N
OUT2P
OUT2N
FG
Mode
L
L
OFF
H
L
OUT1→2 drive
H
OFF
H
L
L
OFF
OUT2→1 drive
H
L
OFF
L
OFF
H
L
L
H
OFF
H
OFF
L
OFF
IN-
IN+
OUT1P
OUT1N
OUT2P
OUT2N
Mode
H
L
L
L
OFF
H
OUT1→2 drive
L
H
OFF
H
L
L
OUT2→1 drive
L
H
Lock protection
Speed control CT = L
EO
L
H
CPWM
H
L
H
L
OFF
L
OFF
H
L
H
OFF
H
OFF
L
Regeneration mode
No.A0609-4/14
VCC
CTL
signal
CTL
C
CVO
CVI
SOFT
LIM
RC
5VREG
VCC
CTL
VREF
1shotmulti
VREG
EI
EDEG
Thermal shat
down
FG
FG
EO IN+
RD
HALL
HB
HallBias
CT
IN-
CPWM
Oscillation
CONTROL
CIRCUIT
Discharge circuit
SENSE
5VREG
GND
OUT2P
OUT2N
OUT1P
OUT1N
LB11850VA
Block Diagram
ILB01797
No.A0609-5/14
LB11850VA
Sample Application Circuit
*3
1μF/25V
Rp=1kΩ
(1)
(3)
(2)
(4)
100Ω
RF
1μF/25V
RFG/RRD=
10kΩ to 100kΩ
*2
*9
VCC
5VREG
FG
*8
RD
RC
*7
SENSE
LIM
(1)
OUT1P
(2)
OUT1N
LB11850VA
SOFT
CVI
CVO
CTLsignal
(3)
OUT2P
(4)
OUT2N
HB
IN-
C
IN+
CTL
CT
*4
H
*5
CT=1μF
EI
EO
CPWM
SGND
*6
CP=220pF
30kHz
*1
No.A0609-6/14
LB11850VA
Description of Pre-driver Block
*1: <Power supply-GND wiring>
SGND is connected to the control circuit power supply system.
*2: <Power stabilization capacitor>
For the signal-side power stabilization capacitor, the capacitance of more than 0.1μF is used.
Connect the capacitor between VCC and GND with the thick pattern and along the shortest route.
*3: <Power-side power stabilization capacitor>
For the power-side power stabilization capacitor, the capacitance of more than 0.1μF is used.
Connect the capacitor between power-side power supply and GND with the thick pattern and along the shortest
route.
*4: <IN+, IN- pins>
Hall signal input pins
Wiring needs to be short to prevent carrying noise. If noise is carried, insert a capacitor between IN+ and IN-. The
Hall input circuit is a comparator having a hysteresis of 15mV.
It has a ±30mV (input signal difference voltage) soft switch zone.
It is recommended that the Hall input level is 100mV (p-p) at the minimum.
*5: <CPWM pin>
This is the pin to connect capacitor for generating the PWM basic frequency
Use of CP = 220pF produces oscillation at the frequency of 30kHz which serves as the PWM basic frequency.
Since this pin is also used for the current limiter reset signal, the capacitor must be connected without fail even
when no speed control is implemented.
*6: <CT pin>
This is the pin to connect capacitor for lock detection
Constant-current charging and constant-current discharging circuits are incorporated. When the pin voltage
becomes 3.0V, the safety lock is applied, and when it lowers to 1.0V, the lock protection is reset.
Connect this pin to GND when it is not in use (when lock protection is not required).
*7: <SENSE pin>
This is the pin for current limiter detection
When the pin voltage exceeds 0.21V, current limiting is applied, and the low-side regeneration mode is established.
Connect this pin to GND when it is not in use.
*8: <RD pin>
Lock detection pin
This is the open collector output, which outputs “L” during rotation and “H” at stop. This pin is left open when it is
not in use.
*10: <FG pin>
Speed detection pin.
This is the open collector output, which can detect the rotation speed using the FG output according to the phase
change. This pin is left open when it is not in use.
No.A0609-7/14
LB11850VA
Description of Speed Control Block
1) Speed control diagram
The speed slope is determined by the constant of the RC pin.
(RPM)
CR time constant large
CR time constant small
Rotation speed
Minimum speed
Determined by LIM pin voltage
Small ← CTL signal (PWMDUTY) → Large
0%
100%
Large ← EO pin voltage (V) → Small
Minimum speed
setting rotation
Variable speed
ON-Duty small
Full speed
ON Duty large
CTL pin
5VREG
LIM voltage
EO pin
EO voltage
0V
2) Timing at startup (soft start)
VCC pin
CTL pin
Stop
Full speed
Soft start
The slope changes according to the capacitance of SOFT pin.
(Large → Large slope)
SOFT pin
Stop
Full speed
No.A0609-8/14
LB11850VA
3) Additional description of operations
The LB11850 forms a feedback loop inside the IC so that the FG period (motor speed) corresponding to the control
voltage is established by inputting the duty pulse.
LB11850VA
FG
Pre-driver block
Speed control block
CTL
CTL
signal
Closed
Feed-back
Loop
CONTROL
SIGNAL
The operation inside the IC is as follows. Pulse signals are created from the edges of the FG signals as shown in the
figure below, and a waveform with a pulse width which is determined by the CR time constants and which uses these
edges as a reference is generated by a one-shot multivibrator.
These pulse waveforms are integrated and the duty ratio of the pre-driver output is controlled as a control voltage.
FG
EDGE pulse
Slope due to
CR time
constant
RC pin
1 shot output
TRC(s) = 1.15RC
Furthermore, by changing the pulse width as determined by the CR time constant, the VCTL versus speed slope can be
changed as shown in the speed control diagram of the previous section.
However, since the pulses used are determined by the CR time constant, the variations in CR are output as-is as the
speed control error.
No.A0609-9/14
LB11850VA
4) Procedure for calculating constants
<RC pin>
The slope shown in the speed control diagram is determined by the constant of the RC pin.
(RPM)
Motor
at maximum speed
0%
CTL Duty(%)
100%
(1) Obtain FG signal frequency fFG (Hz) of the maximum speed of the motor.
(With FG2 pulses per rotation)
fFG (Hz) = 2 rpm/60 .... <1>
(2) Obtain the time constant which is connected to the RC pin.
(Have “DUTY” (example: 100% = 1.0, 60% = 0.6) serve as the CTL duty ratio at which the maximum speed is to
be obtained.)
R×C = DUTY/(3.3×1.1×fFG) .... <2>
(3) Obtain the resistance and capacitance of the capacitor.
Based on the discharge capacity of the RC pin, the capacitance of the capacitor which can be used is 0.01 to
0.015μF. Therefore, find the appropriate resistance using equation <3> or <4> below from the result of <2>
above.
R = (R×C)/0.01μF .... <3>
R = (R×C)/0.015μF .... <4>
The temperature characteristics of the curve are determined by the temperature characteristics of the capacitor of the
RC pin. When temperature-caused fluctuations in the speed are to be minimized, use a capacitor with good
temperature characteristics.
No.A0609-10/14
LB11850VA
<CVO, CVI pins>
These pins determine the position of the slope origin. (When the origin point is at (0%, 0 rpm), CVO and CVI are
shorted.)
(1) Movement along the X-axis (resistance divided between CVO and GND)
(RPM)
Motor
at maximum speed
Move in the direction
of the X-axis
0%
CTL Duty(%)
100%
(Example) In the case where the characteristics change from ones with the origin point (0%, 0 rpm) to ones where the
speed at a duty ratio of 30% becomes the speed at 0%:
First, obtain the input voltage of the CVI pin required at 0%.
CVI = 5-(3×duty ratio) = 5-(3×0.3) = 5-0.9 = 4.1V
Next, obtain the resistances at which the voltage becomes 4.1V by dividing the resistance between CVO and GND
when CVO is 5V. The ratio of CVO-CVI: CVI-GND is 0.9V: 4.1V = 1: 4.5.
Based on the above, the resistance is 20kΩ between CVO and CVI and 91kΩ between CVI and GND.
Furthermore, the slope changes. (In the case of the example given, since the resistance ratio is 1: 4.5, the slope is now
4.5/5.5 = 0.8 times what it was originally.)
If necessary, change the resistance of the RC pin, and adjust the slope.
LIM
SOFT
VREF
CVI
R4
CVO
R5
C
CTL
CTL
No.A0609-11/14
LB11850VA
(2) Movement along the Y-axis (resistance divided between CVO and VCC)
(RPM)
Motor
at maximum speed
Move in the direction
of the Y-axis
0%
CTL Duty(%)
100%
(Example) In the case where the characteristics change from ones with the origin point (0%, 0 rpm) to ones where the
speed at a duty ratio of 25% becomes 0 rpm:
First, obtain the CVO pin voltage required for the CVI voltage to be 5V at 25%.
CVO = 5-(3×duty ratio) = 5-(3×0.25) = 5-0.75 = 4.25V
With CVO = 4.25V, find the resistances at which CVI = 5V.
The ratio of CVO-CVI: CVI-GND is 0.75V: 7V = 1: 9.3
Based on the above, the resistance is 20kΩ between CVO and CVI and 180kΩ between CVI and VCC.
(Due to the current capacity of the CVO pin, the total resistance must be set to 100kΩ or more.)
Furthermore, the slope changes. (In the case of the example given, since the resistance ratio is 1: 9.3, the slope is now
9.3/10.3 = 0.9 times what it was originally.)
If necessary, change the resistance of the RC pin, and adjust the slope.
VCC
LIM
VREF
R5
SOFT
R4
CVI
CVO
C
CTL
CTL
No.A0609-12/14
LB11850VA
<LIM pin>
The minimum speed is determined by the voltage of the LIM pin.
(RPM)
Maximum speed 10000
8000
6000
4000
Minimum
speed setup
2000
0%
5V
CTL Duty(%)
100%
2V
CVO pin voltage (V)
(1) Obtain the ratio of the minimum speed required to the maximum speed.
Ra = Minimum speed/maximum speed .... <1>
In the example shown in the figure above, Ra = minimum speed/maximum speed = 3000/10000 = 0.3.
(2) Obtain the product of the duty ratio at which the maximum speed is obtained and the value in equation <1>.
Ca = Duty ratio at maximum speed×Ra .... <2>
In this example, Ca = duty ratio at maximum speed×Ra = 0.8×0.3 = 0.24.
(3) Obtain the required LIM pin voltage.
LIM = 5-(3×Ca) .... <3>
In this example, LIM = 5-(3×Ca) = 5-(3×0.24) ≈ 4.3V.
(4) Divide the resistance of 5VREG, and generate the LIM voltage.
In this example, the voltage is 4.3V so the resistance ratio is 1: 6.
The resistance is 10kΩ between 5VREG and LIM and 62kΩ between LIM and GND.
5VREG
LIM
SOFT
VREF
CVI
No.A0609-13/14
LB11850VA
<C pin>
In order to connect a capacitor capable of smoothing the pin voltage to the C pin, the correlation given in the
following equation must be satisfied when f (Hz) serves as the input signal frequency of the CTL pin. (R is contained
inside the IC, and is 180kΩ (typ.).)
1/f = t < CR
The higher the capacitance of the capacitor is, the slower the response to changes in the input signal is.
5VREG
Connect a capacitor capable of
smoothing the pin voltage
1/f = t < CR
CTL pin input inverted waveform
(same frequency)
C pin
CTL pin
CTL circuit
180kΩ
VREF circuit
ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number
of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC’s product/patent coverage may be accessed at
www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no
warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the
application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental
damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual
performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical
experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use
as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in
which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for
any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors
harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or
death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the
part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PS No.A0609-14/14
Similar pages