HP HCPL-5501 Hermetically sealed, transistor output optocouplers for analog and digital application Datasheet

H
Hermetically Sealed, Transistor
Output Optocouplers for Analog
and Digital Applications
4N55*
5962-87679
HCPL-553X
HCPL-653X
Technical Data
HCPL-655X
5962-90854
HCPL-550X
*See matrix for available extensions.
Features
• Dual Marked with Device
Part Number and DESC
Drawing Number
• Manufactured and Tested on
a MIL-PRF-38534 Certified
Line
• QML-38534, Class H and K
• Five Hermetically Sealed
Package Configurations
• Performance Guaranteed,
Over -55°C to +125°C
• High Speed: Typically
400 kBit/s
• 9 MHz Bandwidth
• Open Collector Output
• 2-18 Volt VCC Range
• 1500 Vdc Withstand Test
Voltage
• High Radiation Immunity
• 6N135, 6N136, HCPL-2530/
-2531, Function
Compatibility
• Reliability Data
Applications
• Military and Space
• High Reliability Systems
• Vehicle Command, Control,
Life Critical Systems
• Line Receivers
• Switching Power Supply
• Voltage Level Shifting
• Analog Signal Ground
Isolation (see Figures 7, 8,
and 13)
• Isolated Input Line Receiver
• Isolated Output Line Driver
• Logic Ground Isolation
• Harsh Industrial
Environments
• Isolation for Test
Equipment Systems
improve the speed up to a
hundred times that of a conventional phototransistor
optocoupler by reducing the
base-collector capacitance.
These devices are suitable for
wide bandwidth analog applications, as well as for interfacing
TTL to LSTTL or CMOS. Current
Transfer Ratio (CTR) is 9% minimum at IF = 16 mA. The 18 V VCC
Description
These units are single, dual and
quad channel, hermetically sealed
optocouplers. The products are
capable of operation and storage
over the full military temperature
range and can be purchased as
either standard product or with
full MIL-PRF-38534 Class Level
H or K testing or from the
appropriate DESC Drawing. All
devices are manufactured and
tested on a MIL-PRF-38534
certified line and are included in
the DESC Qualified
Manufacturers List QML-38534
for Hybrid Microcircuits.
Each channel contains a GaAsP
light emitting diode which is
optically coupled to an integrated
photon detector. Separate
connections for the photodiodes
and output transistor collectors
Truth Table
(Positive Logic)
Input
On (H)
Off (L)
Output
L
H
Functional Diagram
Multiple Channel Devices
Available
VCC
VB
VO
GND
CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to
prevent damage and/or degradation which may be induced by ESD.
5965-3002E
1-559
capability will enable the designer
to interface any TTL family to
CMOS. The availability of the
base lead allows optimized gain/
bandwidth adjustment in analog
applications. The shallow depth
of the IC photodiode provides
better radiation immunity than
conventional phototransistor
couplers.
These products are also available
with the transistor base node
connected to improve common
mode noise immunity and ESD
susceptibility. In addition, higher
CTR minimums are available by
special request.
Package styles for these parts are
8 and 16 pin DIP through hole
(case outlines P and E respectively), 16 pin DIP flat pack (case
outline F), and leadless ceramic
chip carrier (case outline 2).
Devices may be purchased with a
variety of lead bend and plating
options, see Selection Guide
Table for details. Standard
Military Drawing (SMD) parts are
available for each package and
lead style.
similarities give justification for
the use of data obtained from one
part to represent other part’s
performance for die related
reliability and certain limited
radiation test results.
Because the same functional die
(emitters and detectors) are used
for each channel of each device
listed in this data sheet, absolute
maximum ratings, recommended
operating conditions, electrical
specifications, and performance
characteristics shown in the
figures are identical for all parts.
Occasional exceptions exist due
to package variations and
limitations and are as noted.
Additionally, the same package
assembly processes and materials
are used in all devices. These
8 Pin Ceramic DIP Single
Channel Schematic
ANODE
2
IF
+
VF
CATHODE
–
ICC 8
IB
7
IO
6
*JEDEC registered part.
1-560
VB
VO
3
5
Note base pin 7.
Selection Guide–Package Styles and Lead Configuration Options
Package
Lead Style
Channels
Common Channel Wiring
HP Part # & Options
Commercial
MIL-PRF-38534, Class H
MIL-PRF-38534, Class K
Standard Lead Finish
Solder Dipped
Butt Cut/Gold Plate
Gull Wing/Soldered
SMD Part #
Prescript for all below
Either Gold or Solder
Gold Plate
Solder Dipped
Butt Cut/Gold Plate
Butt Cut/Soldered
Gull Wing/Soldered
VCC
16 Pin DIP
Through Hole
2
None
8 Pin DIP
Through Hole
1
None
8 Pin DIP
Through Hole
2
VCC GND
16 Pin Flat Pack
Unformed Leads
4
VCC GND
20 Pad LCCC
Surface Mount
2
None
4N55*
4N55/883B
HCPL-257K
Gold Plate
Option #200
Option #100
Option #300
HCPL-5500
HCPL-5501
HCPL-550K
Gold Plate
Option #200
Option #100
Option #300
HCPL-5530
HCPL-5531
HCPL-553K
Gold Plate
Option #200
Option #100
Option #300
HCPL-6550
HCPL-6551
HCPL-655K
Gold Plate
HCPL-6530
HCPL-6531
HCPL-653K
Solder Pads
59628767901EX
8767901EC
8767901EA
8767901UC
8767901UA
8767901TA
59629085401HPX
9085401HPC
9085401HPA
9085401HYC
9085401HYA
9085401HXA
59628767902PX
8767902PC
8767902PA
8767902YC
8767902YA
8767902XA
59628767904FX
8767904FC
596287679032X
87679032A
GND
Functional Diagrams
16 Pin DIP
Through Hole
2 Channels
8 Pin DIP
Through Hole
1 Channel
8 Pin DIP
Through Hole
2 Channels
16 Pin Flat Pack
Unformed Leads
4 Channels
20 Pad LCCC
Surface Mount
2 Channels
15 14
1
VB1
16
1
1
2
VOC1
VCC
8
VB
7
1
VCC
VO1
14
4
GND
13
5
VB2
12
6
VCC2
7
8
VCC
2
2
VO1
2
15
VO1
14
4
VO2
13
5
VO3
12
11
6
VO4
11
GND
10
7
GND
10
VO2
9
8
VOUT
4
GND
6
5
VO2
3
4
GND
VB2
19
VO2
20
7
3
3
VCC2
8
15
3
16
6
2
GND2
VO1
VCC1
12
10
VB1 9
3
5
13
GND1
7
8
9
Note: 8 pin DIP and flat pack devices have common VCC and ground. 16 pin DIP and LCCC (leadless ceramic chip carrier) packages
have isolated channels with separate VCC and ground connections.
Outline Drawings
16 Pin DIP Through Hole, 2 Channels
20.06 (0.790)
20.83 (0.820)
8.13 (0.320)
MAX.
0.89 (0.035)
1.65 (0.065)
4.45 (0.175)
MAX.
0.51 (0.020)
MIN.
3.81 (0.150)
MIN.
2.29 (0.090)
2.79 (0.110)
0.51 (0.020)
MAX.
0.20 (0.008)
0.33 (0.013)
7.36 (0.290)
7.87 (0.310)
NOTE: DIMENSIONS IN MILLIMETERS (INCHES).
Leaded Device Marking
HP LOGO
HP P/N
DESC SMD*
DESC SMD*
PIN ONE/
ESD IDENT
HP QYYWWZ
XXXXXX
XXXXXXX
XXX USA
* 50434
* QUALIFIED PARTS ONLY
COMPLIANCE INDICATOR,*
DATE CODE, SUFFIX (IF NEEDED)
COUNTRY OF MFR.
HP FSCN*
Leadless Device Marking
HP LOGO
HP P/N
PIN ONE/
ESD IDENT
COUNTRY OF MFR.
HP QYYWWZ
XXXXXX
* XXXX
XXXXXX
USA 50434
COMPLIANCE INDICATOR,*
DATE CODE, SUFFIX (IF NEEDED)
DESC SMD*
DESC SMD*
HP FSCN*
*QUALIFIED
ONLY
*QUALIFIEDPARTS
PARTS
ONLY
1-561
Outline Drawings (contd.)
16 Pin Flat Pack, 4 Channels
7.24 (0.285)
6.99 (0.275)
2.29 (0.090)
MAX.
1.27 (0.050)
REF.
11.13 (0.438)
10.72 (0.422)
0.46 (0.018)
0.36 (0.014)
8.13 (0.320)
MAX.
2.85 (0.112)
MAX.
0.88 (0.0345)
MIN.
0.89 (0.035)
0.69 (0.027)
5.23
(0.206)
MAX.
0.31 (0.012)
0.23 (0.009)
9.02 (0.355)
8.76 (0.345)
NOTE: DIMENSIONS IN MILLIMETERS (INCHES).
20 Terminal LCCC Surface Mount, 2
Channels
8 Pin DIP Through Hole, 1 and 2
Channel
8.70 (0.342)
9.10 (0.358)
9.40 (0.370)
9.91 (0.390)
0.76 (0.030)
1.27 (0.050)
4.95 (0.195)
5.21 (0.205)
1.78 (0.070)
2.03 (0.080)
1.02 (0.040) (3 PLCS)
1.14 (0.045)
1.40 (0.055)
8.70 (0.342)
9.10 (0.358)
4.95 (0.195)
5.21 (0.205)
TERMINAL 1 IDENTIFIER
2.16 (0.085)
METALIZED
CASTILLATIONS (20 PLCS)
1.78 (0.070)
2.03 (0.080)
0.64
(0.025)
(20 PLCS)
8.13 (0.320)
MAX.
7.16 (0.282)
7.57 (0.298)
4.32 (0.170)
MAX.
0.51 (0.020)
MIN.
3.81 (0.150)
MIN.
0.51 (0.020)
1.52 (0.060)
2.03 (0.080)
2.29 (0.090)
2.79 (0.110)
0.51 (0.020)
MAX.
NOTE: DIMENSIONS IN MILLIMETERS (INCHES).
NOTE: DIMENSIONS IN MILLIMETERS (INCHES).
SOLDER THICKNESS 0.127 (0.005) MAX.
1-562
0.20 (0.008)
0.33 (0.013)
7.36 (0.290)
7.87 (0.310)
Hermetic Optocoupler Options
Option
100
Description
Surface mountable hermetic optocoupler with leads trimmed for butt joint assembly. This
option is available on commercial and hi-rel product in 8 and 16 pin DIP (see drawings below
for details).
4.32 (0.170)
MAX.
0.51 (0.020)
MIN.
1.14 (0.045)
1.40 (0.055)
0.51 (0.020)
MAX.
2.29 (0.090)
2.79 (0.110)
4.32 (0.170)
MAX.
0.51 (0.020)
MIN.
2.29 (0.090)
2.79 (0.110)
1.14 (0.045)
1.40 (0.055)
0.20 (0.008)
0.33 (0.013)
0.51 (0.020)
MAX.
7.36 (0.290)
7.87 (0.310)
NOTE: DIMENSIONS IN MILLIMETERS (INCHES).
200
300
Lead finish is solder dipped rather than gold plated. This option is available on commercial
and hi-rel product in 8 and 16 pin DIP. DESC drawing part numbers contain provisions for
lead finish. All leadless chip carrier devices are delivered with solder dipped terminals as a
standard feature.
Surface mountable hermetic optocoupler with leads cut and bent for gull wing assembly. This
option is available on commercial and hi-rel product in 8 and 16 pin DIP (see drawings below
for details). This option has solder dipped leads.
5.57 (0.180)
MAX.
0.51 (0.020)
MIN.
1.40 (0.055)
1.65 (0.065)
0.51 (0.020)
MAX.
2.29 (0.090)
2.79 (0.110)
5.57 (0.180)
MAX.
0.51 (0.020)
MIN.
2.29 (0.090)
2.79 (0.110)
1.40 (0.055)
1.65 (0.065)
5° MAX.
0.51 (0.020)
MAX.
5.57 (0.180)
MAX.
0.20 (0.008)
0.33 (0.013)
9.65 (0.380)
9.91 (0.390)
NOTE: DIMENSIONS IN MILLIMETERS (INCHES).
1-563
Absolute Maximum Ratings
(No derating required up to +125°C)
Storage Temperature Range, TS ................................... -65°C to +150°C
Operating Temperature, TA .......................................... -55°C to +125°C
Case Temperature, TC ................................................................ +170°C
Junction Temperature, TJ ........................................................... +175°C
Lead Solder Temperature ............................................... 260°C for 10 s
Peak Forward Input Current, (each channel,
≤ 1 ms duration), IF PK .............................................................. 40 mA
Average Input Forward Current, IF AVG (each channel) ................ 20 mA
Reverse Input Voltage, BVR ...................... See Electrical Characteristics
Average Output Current, IO (each channel) ................................... 8 mA
Peak Output Current, IO (each channel) ...................................... 16 mA
Supply Voltage, VCC ......................................................... -0.5 V to 20 V
Output Voltage, VO (each channel) ................................... -0.5 V to 20 V
Input Power Dissipation (each channel) ..................................... 36 mW
Output Power Dissipation (each channel) .................................. 50 mW
Package Power Dissipation, PD (each channel) ........................ 200 mW
Single Channel 8 Pin, Dual Channel 16 Pin,
and LCCC Only
Emitter Base Reverse Voltage, VEBO ............................................... 3.0 V
Base Current, IB (each channel) .................................................... 5 mA
ESD Classification
(MIL-STD-883, Method 3015)
4N55, 4N55/883B, HCPL-5500/01, and
HCPL-6530/31 ..................................................................... (∆), Class 1
HCPL-5530/31, HCPL-6550/51 ....................................... (Dot), Class 3
Recommended Operating Conditions
Parameter
Input Current, Low Level
Input Current, High Level
Supply Voltage, Output
1-564
Symbol
IFL
IFH
VCC
Min.
12
2
Max.
250
20
18
Units
µA
mA
V
Electrical Characteristics (TA = -55°C to +125°C, unless otherwise specified)
Parameter
Current Transfer
Ration
Logic High Output Current
Output Leakage
Current
Input-Output
Insulation Leakage Current
Input Forward
Voltage
Reverse Breakdown Voltage
Logic
High
Supply
Current
Single
Channel
Dual
Channel
Quad
Channel
Logic
Single
Low
Channel
Supply Dual
Current Channel
Quad
Channel
Propagation
Delay Time to
Logic High
at Output
Propagation
Delay Time to
Logic Low at
Output
Limits
Group A[12]
Symbol
Test Conditions
Sub-groups Min. Typ.** Max. Units Fig.
CTR* VO = 0.4 V, IF = 16 mA,
1, 2, 3
9
20
%
2, 3
VCC = 4.5 V
IOH
IF = 0,
1, 2, 3
5
100
µA
4
IF (other channels) = 20 mA,
VO = VCC = 18 V
IOLeak* IF = 250 µA,
1, 2, 3
30
250
µA
4
IF (other channels) = 20 mA,
VO = VCC = 18 V
II-O*
VI-O = 1500 Vdc,
1
1.0
µA
RH = 45%
TA = 25°C, t = 5 s
VF*
IF = 20 mA
1, 2, 3
1.55
1.8
V
1
1.9
BVR* IR = 10 µA
1, 2, 3
5
V
3
ICCH* VCC = 18 V, IF = 0 mA
1, 2, 3
0.1
10
µA
ICCL*
tPLH*
VCC = 18 V, IF = 0 mA
(all channels)
VCC = 18 V, IF = 0 mA
(all channels)
VCC = 18 V, IF = 20 mA
VCC = 18 V,
IF1 = IF2 = 20 mA
VCC = 18 V, IF1 = IF2 =
IF3 = IF4 = 20 mA
RL = 8.2 kΩ,
CL = 50 pF,
IF = 16 mA,
VCC = 5 V
tPHL*
1, 2, 3
9, 10, 11
Note
1, 2,
10
1
1
3, 9
1, 14
1, 13
1, 14
1, 13
1
0.2
20
1, 4
0.4
40
1
35
200
70
400
1, 4
140
800
1
1.0
6.0
0.4
2.0
µA
µs
5
1
6, 9 1, 6
*For JEDEC registered parts.
**All typical values are at VCC = 5 V, TA = 25°C.
1-565
Typical Characteristics, TA = 25°C, VCC = 5 V
Parameter
Input Capacitance
Input Diode Temperature
Coefficient
Resistance (Input-Output)
Capacitance (Input-Output)
Transistor DC Current Gain
Small Signal Current
Transfer Ratio
Common Mode Transient
Immunity at Logic High
Level Output
Common Mode Transient
Immunity at Logic Low
Level Output
Bandwidth
Multi-Channel Product Only
Input-Input Insulation
Leakage Current
Resistance (Input-Input)
Capacitance (Input-Input)
Symbol
CIN
∆VF
∆TA
RI-O
CI-O
hFE
∆IO
∆IF
|CMH|
Typ.
60
-1.5
Units
pF
mV/°C
Test Conditions
VF = 0 V, f = 1 MHz
IF = 20 mA
1012
1.0
250
21
Ω
pF
%
VI-O 500 V
f = 1 MHz
VO = 5 V, IO = 3 mA
VCC = 5 V, VO = 2 V
1000
V/µs
|CML|
-1000
V/µs
BW
9
MHz
II-I
1
pA
RI-I
CI-I
1012
0.8
Ω
pF
IF = 0 mA, RL = 8.2 kΩ,
VO (min) = 2.0 V
VCM = 10 VP-P
IF = 16 mA, RL = 8.2 kΩ,
VO (max) = 0.8 V
VCM = 10 VP-P
Relative Humidity = 45%
VI-I = 500 V, t = 5 s
VI-I = 500 V
f = 1 MHz
Fig.
Note
1
1
7
3
1, 11
1
1
10
1, 7
10
1, 7
8
8
5, 9
5
5
Notes:
1. Each channel of a multi-channel device.
2. Current Transfer Ratio is defined as the ratio of output collector current, IO, to the forward LED input current, IF, times 100%.
CTR is known to degrade slightly over the unit’s lifetime as a function of input current, temperature, signal duty cycle, and system
on time. Refer to Application Note 1002 for more detail. ln short, it is recommended that designers allow at least 20-25%
guardband for CTR degradation.
3. All devices are considered two-terminal devices; measured between all input leads or terminals shorted together and all output
leads or terminals shorted together.
4. The 4N55, 4N55/883B, HCPL-6530 and HCPL-6531 dual channel parts function as two independent single channel units. Use the
single channel parameter limits. IF = 0 mA for channel under test and IF = 20 mA for other channels.
5. Measured between adjacent input pairs shorted together for each multichannel device.
6. tPHL propagation delay is measured from the 50% point on the leading edge of the input pulse to the 1.5 V point on the leading
edge of the output pulse. The tPLH propagation delay is measured from the 50% point on the trailing edge of the input pulse to the
1.5 V point on the trailing edge of the output pulse.
7. CML is the maximum rate of rise of the common mode voltage that can be sustained with the output voltage in the logic low state
(VO < 0.8 V). CMH is the maximum rate of fall of the common mode voltage that can be sustained with the output voltage in the
logic high state (VO > 2.0 V).
8. Bandwidth is the frequency at which the ac output voltage is 3 dB below the low frequency asymptote. For the HCPL-5530 the
typical bandwidth is 2 MHz.
9. This is a momentary withstand test, not an operating condition.
10. Higher CTR minimums are available to support special applications.
11. Measured between each input pair shorted together and all output connections for that channel shorted together.
12. Standard parts receive 100% testing at 25°C (Subgroups 1 and 9). SMD and 883B parts receive 100% testing at 25, 125, and
-55°C (Subgroups 1 and 9, 2 and 10, 3 and 11, respectively).
13. Not required for 4N55, 4N55/883B and 5962-8767901 types.
14. Required for 4N55, 4N55/883B and 5962-8767901 types only.
1-566
IOH – LOGIC HIGH OUTPUT CURRENT – µA
Figure 1. Input Diode Forward
Current vs. Forward Voltage.
Figure 2. DC and Pulsed Transfer
Characteristic.
Figure 3. Normalized Current
Transfer Ratio vs. Input Diode
Forward Current.
Figure 5. Logic Low Supply Current
vs. Input Diode Forward Current.
Figure 6. Propagation Delay vs.
Temperature.
100
IF = 250 µA,
IF (OTHER CHANNELS) = 20 mA
10
1
IF = 0 µA,
IF (OTHER CHANNELS) = 20 mA
IF = IF (OTHER CHANNELS)
= 0 mA
0.1
0.01
VCC = VO = 18 V
0.001
-60 -40 -20 0 20 40 60 80 100 120 140
TA – TEMPERATURE – °C
Figure 4. Logic High Output Current
vs. Temperature.
Figure 7. Normalized Small Signal
Current Transfer Ratio vs. Quiescent
Input Current.
1-567
+12 V
D.U.T.
+12 V
0.1 µF
0.1 µF
VCC
2.1 kΩ
Q1
15 kΩ
RF
1 kΩ
Q3
0.01 µF
Q2
100 Ω
0.01 µF
VO
(1 MΩ, 12 pF
TEST INPUT)
VB
100 Ω
51 Ω
9.1 kΩ
VO
47 µF
VIN
1.2 kΩ
470
Ω
GND
22 Ω
SINGLE CHANNEL TESTING,
INDEPENDENT VCC DEVICES
1N4150
TRIM FOR UNITY GAIN
TYPICAL LINEARITY = +3 % AT VIN = 1 VP-P
TYPICAL SNR = 50 dB
TYPICAL RF = 375 Ω
TYPICAL VO dc = 3.8 V
TYPICAL IF = 9 mA
D.U.T.
+5 V
VCC
20 kΩ
SET IF
0.1 µF
560 Ω
VO
2N3053
1.6 Vdc
0.25 VP-P ac
AC INPUT
100 Ω
+15 V
100 Ω
GND
COMMON
VCC DEVICES
NORMALIZED RESPONSE – dB
Q1, Q2, Q3: 2N3904
+15
TA = 25 °C
+10
INDEPENDENT
VCC DEVICES
+5
0
-5
-10
COMMON VCC
DEVICES
-15
-20
0.1
1.0
10
f – FREQUENCY – MHz
Figure 8. Frequency Response.
PULSE GEN.
ZO = 50 Ω
tr = 5 ns
IF
D.U.T.
VCC
+5 V
RL
VO
IF MONITOR
100 Ω
CL* = 50 pF
GND
SINGLE CHANNEL
OR COMMON VCC DEVICES
10 % DUTY CYCLE
1/f < 100 µs
NOTES:
* CL INCLUDES PROBE AND STRAY WIRING CAPACITANCE.
BASE LEAD NOT CONNECTED.
Figure 9. Switching Test Circuit.*
*JEDEC Registered Data.
1-568
100
IF
B
D.U.T.
+5 V
VCC
RM
RL
A
VO
VFF
GND
SINGLE CHANNEL OR
COMMON VCC DEVICES
VCM
+
–
PULSE GEN.
NOTE: BASE LEAD NOT CONNECTED.
Figure 10. Test Circuit for Transient Immunity and Typical Waveforms.
VCC
5V
Logic Family
Device No.
VCC
RL 5% Tolerance
220 Ω
RL
D.U.T.
VCC
TTL
LOGIC GATE
0.01 µF
GND
LSTTL
54LS14
5V
18 kΩ*
CMOS
CD40106BM
5V
15 V
8.2 kΩ 22 kΩ
*The equivalent output load resistance is affected by the
LSTTL input current and is approximately 8.2 kΩ.
This is a worst case design which takes into account 25%
degradation of CTR. See App. Note 1002 to assess actual
degradation and lifetime.
EACH CHANNEL
Figure 11. Recommended Logic Interface.
VCC
VOC
D.U.T.*
VCC
(EACH INPUT)
+
–
0.1 µF
VO
VIN
GND
(EACH OUTPUT)
NOMINAL CONDITIONS
PER CHANNEL: IF = 20 mA
IO = 4 mA
ICC = 30 µA
NOTE: BASE LEAD NOT CONNECTED.
TA = +125 °C
Figure 12. Operating Circuit for Burn-In and Steady State
Life Tests. All Channels Tested Simultaneously.
1-569
–
U1
+
+
R3
2
HCPL-5530
V IN
1
8
2
7
3
6
4
5
220 Ω
IC
1
IC
2
–
U3
+
I F2
–
U2
+
–
R1
2.7 kΩ
2
R4 1 kΩ
5 kΩ GAIN ADJUST
-15 V
R2
2.7 kΩ
–
U4
+
U1 , U2 , U3 , U4 , LM307
IC = K1
1
1
IF
R5
50 kΩ
VOUT
2
n1
IF
OFFSET ADJUST
5 kΩ
IF1
I CC
6 mA
´
IC = K2
2
1
n2
IF
2
IF
-15 V
´
2
Figure 13. Isolation Amplifier Application Circuit.
Description
Performance of Circuit
The schematic uses a dualchannel, high-speed optocoupler
(HCPL-5530) to function as a
servo type dc isolation amplifier.
This circuit operates on the
principle that two optocouplers
will track each other if their gain
changes by the same amount over
a specific operating region.
• 1% linearity for 10 V peak-topeak dynamic range
• Gain drift: -0.03%/°C
• Offset Drift: ± 1 mV/°C
• 25 kHz bandwidth (limited by
Op-Amps U1, U2)
MIL-PRF-38534 Class H,
Class K, and DESC SMD
Test Program
Hewlett-Packard’s Hi-Rel Optocouplers are in compliance with
MIL-PRF-38534 Classes H and K.
Class H devices are also in
compliance with DESC drawings
5962-87679, and 5962-90854.
Testing consists of 100% screening and quality conformance
inspection to MIL-PRF-38534.
1-570