Freescale DSP56F826E 16-bit digital signal controller Datasheet

56F826
Data Sheet
Preliminary Technical Data
56F800
16-bit Digital Signal Controllers
DSP56F826
Rev. 14
01/2007
freescale.com
56F826 General Description
•
Up to 40 MIPS at 80MHz core frequency
•
One Serial Port Interface (SPI)
•
DSP and MCU functionality in a unified,
C-efficient architecture
•
One additional SPI or two optional Serial
Communication Interfaces (SCI)
•
Hardware DO and REP loops
•
One Synchronous Serial Interface (SSI)
•
MCU-friendly instruction set supports both DSP
and controller functions: MAC, bit manipulation
unit, 14 addressing modes
•
One General Purpose Quad Timer
•
JTAG/OnCE™ for debugging
•
100-pin LQFP Package
•
16 dedicated and 30 shared GPIO
•
Time-of-Day (TOD) Timer
•
31.5K × 16-bit words (64KB) Program Flash
•
512 × 16-bit words (1KB) Program RAM
•
2K × 16-bit words (4KB) Data Flash
•
4K × 16-bit words (8KB) Data RAM
•
2K × 16-bit words (4KB) BootFLASH
•
Up to 64K × 16-bit words each of external memory
expansion for Program and Data memory
EXTBOOT
RESET
IRQB
IRQA
VDD
6
3
VDDIO
VSS
4
4
VSSIO
Low Voltage Supervisor
JTAG/
OnCE
Port
VDDA
VSSA
4
Analog Reg
TOD
Timer
Interrupt
Controller
4
Quad Timer
or
GPIO
6
SSI
or
GPIO
4
SCI0 & SCI1
or
SPI0
4
SPI1
or
GPIO
Dedicated
GPIO
16
Program Controller
and
Hardware Looping Unit
Program Memory
32252 x 16 Flash
512 x 16 SRAM
PDB
Boot Flash
2048 x 16 Flash
XDB2
Application-Specific
Memory &
Peripherals
Data ALU
16 x 16 + 36 → 36-Bit MAC
Three 16-bit Input Registers
Two 36-bit Accumulators
Bit
Manipulation
Unit
PAB
16-Bit
56800
Core
CLKO
PLL
XTAL
Clock Gen
EXTAL
CGDB
Data Memory
2048 x 16 Flash
4096 x 16 SRAM
COP/
Watchdog
Address
Generation
Unit
XAB1
XAB2
COP
RESET
MODULE CONTROLS
ADDRESS BUS [8:0]
INTERRUPT
CONTROLS
16
IPBB
CONTROLS
16
IPBus Bridge
(IPBB)
DATA BUS [15:0]
External
Bus
Interface
Unit
External
Address Bus
Switch
16
External
Data Bus
Switch
16
Bus
Control
A[00:15]
or
GPIO
D[00:15]
PS Select[0]
DS Select[1]
WR Enable
RD Enable
56F826 Block Diagram
56F826 Technical Data, Rev. 14
Freescale Semiconductor
3
Part 1 Overview
1.1 56F826 Features
1.1.1
•
•
•
•
•
•
•
•
•
•
•
•
•
•
1.1.2
•
•
Processing Core
Efficient 16-bit 56800 family controller engine with dual Harvard architecture
As many as 40 Million Instructions Per Second (MIPS) at 80MHz core frequency
Single-cycle 16 × 16-bit parallel Multiplier-Accumulator (MAC)
Two 36-bit accumulators, including extension bits
16-bit bidirectional barrel shifter
Parallel instruction set with unique processor addressing modes
Hardware DO and REP loops
Three internal address buses and one external address bus
Four internal data buses and one external data bus
Instruction set supports both DSP and controller functions
Controller-style addressing modes and instructions for compact code
Efficient C Compiler and local variable support
Software subroutine and interrupt stack with depth limited only by memory
JTAG/OnCE Debug Programming Interface
Memory
Harvard architecture permits as many as three simultaneous accesses to Program and Data memory
On-chip memory including a low-cost, high-volume Flash solution
— 31.5K × 16-bit words of Program Flash
— 512 × 16-bit words of Program RAM
— 2K × 16-bit words of Data Flash
— 4K × 16-bit words of Data RAM
— 2K × 16-bit words of BootFLASH
•
Off-chip memory expansion capabilities programmable for 0, 4, 8, or 12 wait states
— As much as 64K × 16-bit Data memory
— As much as 64K × 16-bit Program memory
1.1.3
•
•
•
•
Peripheral Circuits for 56F826
One General Purpose Quad Timer totalling 7 pins
One Serial Peripheral Interface with 4 pins (or four additional GPIO lines)
One Serial Peripheral Interface, or multiplexed with two Serial Communications Interfaces
totalling 4 pins
Synchronous Serial Interface (SSI) with configurable six-pin port (or six additional GPIO lines)
56F826 Technical Data, Rev. 14
4
Freescale Semiconductor
56F826 Description
•
•
•
•
•
•
•
•
•
1.1.4
•
•
Sixteen (16) dedicated General Purpose I/O (GPIO) pins
Thirty (30) shared General Purpose I/O (GPIO) pins
Computer-Operating Properly (COP) Watchdog timer
Two external interrupt pins
External reset pin for hardware reset
JTAG/On-Chip Emulation (OnCE™) for unobtrusive, processor speed-independent debugging
Software-programmable, Phase Locked Loop-based frequency synthesizer for the controller core clock
Fabricated in high-density EMOS with 5V-tolerant, TTL-compatible digital inputs
One Time of Day module
Energy Information
Dual power supply, 3.3V and 2.5V
Wait and Multiple Stop modes available
1.2 56F826 Description
The 56F826 is a member of the 56800 core-based family of processors. It combines, on a single chip, the
processing power of a DSP and the functionality of a microcontroller with a flexible set of peripherals to
create an extremely cost-effective solution for general purpose applications. Because of its low cost,
configuration flexibility, and compact program code, the 56F826 is well-suited for many applications.
The 56F826 includes many peripherals that are especially useful for applications such as: noise
suppression, ID tag readers, sonic/subsonic detectors, security access devices, remote metering, sonic
alarms, POS terminals, feature phones.
The 56800 core is based on a Harvard-style architecture consisting of three execution units operating in
parallel, allowing as many as six operations per instruction cycle. The microprocessor-style programming
model and optimized instruction set allow straightforward generation of efficient, compact code for both
DSP and MCU applications. The instruction set is also highly efficient for C/C++ Compilers to enable
rapid development of optimized control applications.
The 56F826 supports program execution from either internal or external memories. Two data operands can
be accessed from the on-chip Data RAM per instruction cycle. The 56F826 also provides two external
dedicated interrupt lines, and up to 46 General Purpose Input/Output (GPIO) lines, depending on
peripheral configuration.
The 56F826 controller includes 31.5K words (16-bit) of Program Flash and 2K words of Data Flash (each
programmable through the JTAG port) with 512 words of Program RAM, and 4K words of Data RAM. It
also supports program execution from external memory.
The 56F826 incorporates a total of 2K words of Boot Flash for easy customer-inclusion of
field-programmable software routines that can be used to program the main Program and Data Flash
memory areas. Both Program and Data Flash memories can be independently bulk-erased or erased in page
sizes of 256 words. The Boot Flash memory can also be either bulk- or page-erased.
56F826 Technical Data, Rev. 14
Freescale Semiconductor
5
This controller also provides a full set of standard programmable peripherals including one Synchronous
Serial Interface (SSI), one Serial Peripheral Interface (SPI), the option to select a second SPI or two Serial
Communications Interfaces (SCIs), and one Quad Timer. The SSI, SPI, and Quad Timer can be used as
General Purpose Input/Outputs (GPIOs) if a timer function is not required.
1.3 Award-Winning Development Environment
•
•
Processor ExpertTM (PE) provides a Rapid Application Design (RAD) tool that combines easy-to-use
component-based software application creation with an expert knowledge system.
The Code Warrior Integrated Development Environment is a sophisticated tool for code navigation,
compiling, and debugging. A complete set of evaluation modules (EVMs) and development system cards
will support concurrent engineering. Together, PE, Code Warrior and EVMs create a complete, scalable
tools solution for easy, fast, and efficient development.
1.4 Product Documentation
The four documents listed in Table 1-1 are required for a complete description and proper design with the
56F826. Documentation is available from local Freescale distributors, Freescale Semiconductor sales
offices, Freescale Literature Distribution Centers, or online at www.freescale.com.
Table 1-1 56F826 Chip Documentation
Topic
Description
Order Number
56800E
Family Manual
Detailed description of the 56800 family architecture,
and 16-bit core processor and the instruction set
56800EFM
DSP56F826/F827
User’s Manual
Detailed description of memory, peripherals, and
interfaces of the 56F826 and 56F827
DSP56F826-827UM
56F826
Technical Data Sheet
Electrical and timing specifications, pin descriptions,
and package descriptions (this document)
DSP56F826
56F826
Product Brief
Summary description and block diagram of the 56F826
core, memory, peripherals and interfaces
DSP56F826PB
56F826
Errata
Details any chip issues that might be present
DSP56F826E
56F826 Technical Data, Rev. 14
6
Freescale Semiconductor
Data Sheet Conventions
1.5 Data Sheet Conventions
This data sheet uses the following conventions:
OVERBAR
This is used to indicate a signal that is active when pulled low. For example, the RESET pin is
active when low.
“asserted”
A high true (active high) signal is high or a low true (active low) signal is low.
“deasserted”
A high true (active high) signal is low or a low true (active low) signal is high.
Examples:
Signal/Symbol
Logic State
Signal State
Voltage1
PIN
True
Asserted
VIL/VOL
PIN
False
Deasserted
VIH/VOH
PIN
True
Asserted
VIH/VOH
PIN
False
Deasserted
VIL/VOL
1. Values for VIL, VOL, VIH, and VOH are defined by individual product specifications.
56F826 Technical Data, Rev. 14
Freescale Semiconductor
7
Part 2 Signal/Connection Descriptions
2.1 Introduction
The input and output signals of the 56F826 are organized into functional groups, as shown in Table 2-1
and as illustrated in Figure 2-1. Table 2-1 describes the signal or signals present on a pin.
Table 2-1 Functional Group Pin Allocations
Functional Group
Number of Pins
Power (VDD, VDDIO or VDDA)
(3,4,1)
Ground (VSS, VSSIO or VSSA)
(3,4,1)
PLL and Clock
3
Address Bus1
16
Data Bus1
16
Bus Control
4
Quad Timer Module Ports1
4
JTAG/On-Chip Emulation (OnCE)
6
Dedicated General Purpose Input/Output
16
Synchronous Serial Interface (SSI) Port1
6
Serial Peripheral Interface (SPI) Port1
4
Serial Communications Interface (SCI) Ports
4
Interrupt and Program Control
5
1. Alternately, GPIO pins
56F826 Technical Data, Rev. 14
8
Freescale Semiconductor
Introduction
2.5V Power
VDD
3
8
GPIOB0–7
3.3V Analog Power
VDDA
1
8
GPIOD0–7
3.3V Power
VDDIO
4
Ground
VSS
4*
Analog Ground
VSSA
1
1
SRD (GPIOC0)
Ground
VSSIO
4
1
SRFS (GPIOC1)
1
SRCK (GPIOC2)
1
STD (GPIOC3)
1
STFS (GPIOC4)
1
STCK (GPIOC5)
1
SCLK (GPIOF4)
1
MOSI (GPIOF5)
8
1
MISO (GPIOF6)
8
1
SS (GPIOF7)
16
1
TXD0 (SCLK0)
1
RXD0 (MOSI0)
1
TXD1 (MISO0)
1
RXD1 (SS0)
56F826
PLL
and
Clock
EXTAL
XTAL (CLOCKIN)
CLKO
A0-A7 (GPIOE)
External
Address Bus or
GPIO
A8-A15 (GPIOA)
External Data
Bus
D0–D15
PS
DS
External
Bus Control
RD
WR
TA0 (GPIOF0)
Quad Timer A
or GPIO
TA1 (GPIOF1)
TA2 (GPIOF2)
TA3 (GPIOF3)
TCK
TMS
JTAG/OnCE™
Port
TDI
TDO
TRST
DE
Dedicated
GPIO
SSI Port
or GPIO
1
1
1
1
1
SPI1 Port
or GPIO
SCI0, SCI1
Port or
SPI0 Port
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
IRQA
IRQB
RESET
EXTBOOT
Interrupt/
Program
Control
*Includes TCS pin, which is reserved for factory use and is tied to VSS
Figure 2-1 56F826 Signals Identified by Functional Group1
1. Alternate pin functionality is shown in parentheses.
56F826 Technical Data, Rev. 14
Freescale Semiconductor
9
2.2 Signals and Package Information
All inputs have a weak internal pull-up circuit associated with them. These pull-up circuits are always
enabled. Exceptions:
1. When a pin is owned by GPIO, then the pull-up may be disabled under software control.
2. TCK has a weak pull-down circuit always active.
Table 2-1 56F826 Signal and Package Information for the 100 Pin LQFP
Signal
Name
Pin No.
Type
Description
VDD
20
VDD
VDD
64
VDD
Power—These pins provide power to the internal structures of the chip, and are
generally connected to a 2.5V supply.
VDD
94
VDD
VDDA
59
VDDA
Analog Power—This pin is a dedicated power pin for the analog portion of the
chip and should be connected to a low-noise 3.3V supply.
VDDIO
5
VDDIO
VDDIO
30
VDDIO
Power In/Out—These pins provide power to the I/O structures of the chip, and
are generally connected to a 3.3V supply.
VDDIO
57
VDDIO
VDDIO
80
VDDIO
VSS
19
VSS
VSS
63
VSS
VSS
95
VSS
VSSA
60
VSSA
Analog Ground—This pin supplies an analog ground.
VSSIO
6
VSSIO
VSSIO
31
VSSIO
GND In/Out—These pins provide grounding for the I/O ring on the chip. All
should be attached to VSS.
VSSIO
58
VSSIO
VSSIO
81
VSSIO
TCS
99
Input/Output
(Schmitt)
TCS—This pin is reserved for factory use. It must be tied to VSS for normal use.
In block diagrams, this pin is considered an additional VSS.
EXTAL
61
Input
External Crystal Oscillator Input—This input should be connected to a 4MHz
external crystal or ceramic resonator. For more information, please refer to
Section 3.6.
GND—These pins provide grounding for the internal structures of the chip. All
should be attached to VSS.
56F826 Technical Data, Rev. 14
10
Freescale Semiconductor
Signals and Package Information
Table 2-1 56F826 Signal and Package Information for the 100 Pin LQFP (Continued)
Signal
Name
Pin No.
Type
XTAL
62
Output
(CLOCKIN)
Input
Description
Crystal Oscillator Output—This output connects the internal crystal oscillator
output to an external crystal or ceramic resonator. If an external clock source
over 4MHz is used, XTAL must be used as the input and EXTAL connected to
VSS. For more information, please refer to Section 3.6.3.
External Clock Input—This input should be asserted when using an external
clock or ceramic resonator.
CLKO
65
Output
Clock Output—This pin outputs a buffered clock signal. By programming the
CLKO Select Register (CLKOSR), the user can select between outputting a
version of the signal applied to XTAL and a version of the device master clock at
the output of the PLL. The clock frequency on this pin can be disabled by
programming the CLKO Select Register (CLKOSR).
A0
(GPIOE0)
24
Output
Address Bus—A0–A7 specify the address for external program or data memory
accesses.
A1
(GPIOE1)
23
Input/Output
Port E GPIO—These eight General Purpose I/O (GPIO) pins can be individually
programmed as input or output pins.
A2
(GPIOE2)
22
A3
(GPIOE3)
21
A4
(GPIOE4)
18
A5
(GPIOE5)
17
A6
(GPIOE6)
16
A7
15
After reset, the default state is Address Bus.
(GPIOE7)
56F826 Technical Data, Rev. 14
Freescale Semiconductor
11
Table 2-1 56F826 Signal and Package Information for the 100 Pin LQFP (Continued)
Signal
Name
Pin No.
Type
A8
(GPIOA0)
14
Output
A9
(GPIOA1)
13
A10
(GPIOA2)
12
A11
(GPIOA3)
11
A12
(GPIOA4)
10
A13
(GPIOA5)
9
A14
(GPIOA6)
8
A15
(GPIOA7)
7
D0
34
D1
35
D2
36
D3
37
D4
38
D5
39
D6
40
D7
41
D8
42
D9
43
D10
44
D11
46
D12
47
D13
48
D14
49
D15
50
PS
29
Output
Program Memory Select—PS is asserted low for external program memory
access.
DS
28
Output
Data Memory Select—DS is asserted low for external data memory access.
Input/Output
Description
Address Bus—A8–A15 specify the address for external program or data
memory accesses.
Port A GPIO—These eight General Purpose I/O (GPIO) pins can be individually
programmed as input or output pins.
After reset, the default state is Address Bus.
Input/Output
Data Bus— D0–D15 specify the data for external program or data memory
accesses. D0–D15 are tri-stated when the external bus is inactive.
56F826 Technical Data, Rev. 14
12
Freescale Semiconductor
Signals and Package Information
Table 2-1 56F826 Signal and Package Information for the 100 Pin LQFP (Continued)
Signal
Name
Pin No.
Type
Description
RD
26
Output
Read Enable—RD is asserted during external memory read cycles. When RD is
asserted low, pins D0–D15 become inputs and an external device is enabled
onto the device data bus. When RD is deasserted high, the external data is
latched inside the device. When RD is asserted, it qualifies the A0–A15, PS, and
DS pins. RD can be connected directly to the OE pin of a Static RAM or ROM.
WR
27
Output
Write Enable—WR is asserted during external memory write cycles. When WR
is asserted low, pins D0–D15 become outputs and the device puts data on the
bus. When WR is deasserted high, the external data is latched inside the
external device. When WR is asserted, it qualifies the A0–A15, PS, and DS pins.
WR can be connected directly to the WE pin of a Static RAM.
TA0
(GPIOF0)
91
Input/Output
TA0–3—Timer A Channels 0, 1, 2, and 3
TA1
(GPIOF1)
90
Input/Output
Port F GPIO—These four General Purpose I/O (GPIO) pins can be individually
programmed as input or output.
TA2
(GPIOF2)
89
TA3
(GPIOF3)
88
TCK
100
Input
(Schmitt)
Test Clock Input—This input pin provides a gated clock to synchronize the test
logic and shift serial data to the JTAG/OnCE port. The pin is connected internally
to a pull-down resistor.
TMS
1
Input
(Schmitt)
Test Mode Select Input—This input pin is used to sequence the JTAG TAP
controller’s state machine. It is sampled on the rising edge of TCK and has an
on-chip pull-up resistor.
After reset, the default state is Quad Timer.
Note:
TDI
2
Input
(Schmitt)
TDO
3
Output
TRST
4
Input
(Schmitt)
Always tie the TMS pin to VDD through a 2.2K resistor.
Test Data Input—This input pin provides a serial input data stream to the
JTAG/OnCE port. It is sampled on the rising edge of TCK and has an on-chip
pull-up resistor.
Test Data Output—This tri-statable output pin provides a serial output data
stream from the JTAG/OnCE port. It is driven in the Shift-IR and Shift-DR
controller states, and changes on the falling edge of TCK.
Test Reset—As an input, a low signal on this pin provides a reset signal to the
JTAG TAP controller. To ensure complete hardware reset, TRST should be
asserted whenever RESET is asserted. The only exception occurs in a
debugging environment when a hardware device reset is required and it is
necessary not to reset the JTAG/OnCE module. In this case, assert RESET, but
do not assert TRST. TRST must always be asserted at power-up.
Note: For normal operation, connect TRST directly to VSS. If the design is to be used
in a debugging environment, TRST may be tied to VSS through a 1K resistor.
DE
98
Output
Debug Event—DE provides a low pulse on recognized debug events.
56F826 Technical Data, Rev. 14
Freescale Semiconductor
13
Table 2-1 56F826 Signal and Package Information for the 100 Pin LQFP (Continued)
Signal
Name
Pin No.
Type
Description
GPIOB0
66
GPIOB1
67
Input or
Output
Port B GPIO—These eight dedicated General Purpose I/O (GPIO) pins can be
individually programmed as input or output pins.
GPIOB2
68
GPIOB3
69
GPIOB4
70
GPIOB5
71
GPIOB6
72
GPIOB7
73
GPIOD0
74
GPIOD1
75
GPIOD2
76
GPIOD3
77
GPIOD4
78
GPIOD5
79
GPIOD6
82
GPIOD7
83
SRD
51
(GPIOC0)
After reset, the default state is GPIO input.
Input or
Output
Port D GPIO—These eight dedicated GPIO pins can be individually
programmed as an input or output pins.
After reset, the default state is GPIO input.
Input/Output
SSI Receive Data (SRD)—This input pin receives serial data and transfers the
data to the SSI Receive Shift Receiver.
Input/Output
Port C GPIO—This is a General Purpose I/O (GPIO) pin with the capability of
being individually programmed as input or output.
After reset, the default state is GPIO input.
SRFS
(GPIOC1)
52
Input/ Output
SSI Serial Receive Frame Sync (SRFS)—This bidirectional pin is used by the
receive section of the SSI as frame sync I/O or flag I/O. The STFS can be used
only by the receiver. It is used to synchronize data transfer and can be an input
or an output.
Input/Output
Port C GPIO—This is a General Purpose I/O (GPIO) pin with the capability of
being individually programmed as input or output.
After reset, the default state is GPIO input.
56F826 Technical Data, Rev. 14
14
Freescale Semiconductor
Signals and Package Information
Table 2-1 56F826 Signal and Package Information for the 100 Pin LQFP (Continued)
Signal
Name
Pin No.
Type
Description
SRCK
53
Input/Output
SSI Serial Receive Clock (SRCK)—This bidirectional pin provides the serial bit
rate clock for the Receive section of the SSI. The clock signal can be continuous
or gated and can be used by both the transmitter and receiver in synchronous
mode.
Input/Output
Port C GPIO—This is a General Purpose I/O (GPIO) pin with the capability of
being individually programmed as input or output.
(GPIOC2)
After reset, the default state is GPIO input.
STD
54
(GPIOC3)
Output
SSI Transmit Data (STD)—This output pin transmits serial data from the SSI
Transmitter Shift Register.
Input/Output
Port C GPIO—This is a General Purpose I/O (GPIO) pin with the capability of
being individually programmed as input or output.
After reset, the default state is GPIO input.
STFS
55
(GPIOC4)
Input
Input/Output
SSI Serial Transmit Frame Sync (STFS)—This bidirectional pin is used by the
Transmit section of the SSI as frame sync I/O or flag I/O. The STFS can be used
by both the transmitter and receiver in synchronous mode. It is used to
synchronize data transfer and can be an input or output pin.
Port C GPIO—This is a General Purpose I/O (GPIO) pin with the capability of
being individually programmed as input or output.
After reset, the default state is GPIO input.
STCK
56
(GPIOC5)
Input/ Output
SSI Serial Transmit Clock (STCK)—This bidirectional pin provides the serial bit
rate clock for the transmit section of the SSI. The clock signal can be continuous
or gated. It can be used by both the transmitter and receiver in synchronous
mode.
Input/Output
Port C GPIO—This is a General Purpose I/O (GPIO) pin with the capability of
being individually programmed as input or output.
After reset, the default state is GPIO input.
SCLK
84
(GPIOF4)
Input/Output
SPI Serial Clock—In master mode, this pin serves as an output, clocking slaved
listeners. In slave mode, this pin serves as the data clock input.
Input/Output
Port F GPIO—This General Purpose I/O (GPIO) pin can be individually
programmed as input or output.
After reset, the default state is SCLK.
MOSI
85
(GPIOF5)
Input/Output
SPI Master Out/Slave In (MOSI)—This serial data pin is an output from a
master device and an input to a slave device. The master device places data on
the MOSI line a half-cycle before the clock edge that the slave device uses to
latch the data.
Input/Output
Port F GPIO—This General Purpose I/O (GPIO) pin can be individually
programmed as input or output.
56F826 Technical Data, Rev. 14
Freescale Semiconductor
15
Table 2-1 56F826 Signal and Package Information for the 100 Pin LQFP (Continued)
Signal
Name
Pin No.
Type
MISO
86
Input/Output
SPI Master In/Slave Out (MISO)—This serial data pin is an input to a master
device and an output from a slave device. The MISO line of a slave device is
placed in the high-impedance state if the slave device is not selected.
Input/Output
Port F GPIO—This General Purpose I/O (GPIO) pin can be individually
programmed as input or output.
(GPIOF6)
Description
After reset, the default state is MISO.
SS
87
(GPIOF7)
Input
Input/Output
SPI Slave Select—In master mode, this pin is used to arbitrate multiple masters.
In slave mode, this pin is used to select the slave.
Port F GPIO—This General Purpose I/O (GPIO) pin can be individually
programmed as input or output.
After reset, the default state is SS.
TXD0
97
(SCLK0)
Output
Input/Output
Transmit Data (TXD0)—transmit data output
SPI Serial Clock—In master mode, this pin serves as an output, clocking slaved
listeners. In slave mode, this pin serves as the data clock input.
After reset, the default state is SCI output.
RXD0
96
(MOSI0)
Input
Input/Output
Receive Data (RXD0)— receive data input
SPI Master Out/Slave In—This serial data pin is an output from a master
device, and an input to a slave device. The master device places data on the
MOSI line one half-cycle before the clock edge the slave device uses to latch the
data.
After reset, the default state is SCI input.
TXD1
93
(MISO0)
Output
Input/Output
Transmit Data (TXD1)—transmit data output
SPI Master In/Slave Out—This serial data pin is an input to a master device and
an output from a slave device. The MISO line of a slave device is placed in the
high-impedance state if the slave device is not selected.
After reset, the default state is SCI output.
RXD1
(SS0)
92
Input
(Schmitt)
Input
Receive Data (RXD1)— receive data input
SPI Slave Select—In master mode, this pin is used to arbitrate multiple masters.
In slave mode, this pin is used to select the slave.
After reset, the default state is SCI input.
56F826 Technical Data, Rev. 14
16
Freescale Semiconductor
Signals and Package Information
Table 2-1 56F826 Signal and Package Information for the 100 Pin LQFP (Continued)
Signal
Name
Pin No.
Type
IRQA
32
Input
(Schmitt)
Description
External Interrupt Request A—The IRQA input is a synchronized external
interrupt request that indicates that an external device is requesting service. It
can be programmed to be level-sensitive or negative-edge-triggered. If
level-sensitive triggering is selected, an external pull-up resistor is required for
wired-OR operation.
If the processor is in the Stop state and IRQA is asserted, the processor will exit
the Stop state.
IRQB
33
Input
(Schmitt)
External Interrupt Request B—The IRQB input is an external interrupt request
that indicates that an external device is requesting service. It can be
programmed to be level-sensitive or negative-edge-triggered. If level-sensitive
triggering is selected, an external pull-up resistor is required for wired-OR
operation.
RESET
45
Input
(Schmitt)
Reset—This input is a direct hardware reset on the processor. When RESET is
asserted low, the device is initialized and placed in the Reset state. A Schmitt
trigger input is used for noise immunity. When the RESET pin is deasserted, the
initial chip operating mode is latched from the external boot pin. The internal
reset signal will be deasserted synchronous with the internal clocks, after a fixed
number of internal clocks.
To ensure complete hardware reset, RESET and TRST should be asserted
together. The only exception occurs in a debugging environment when a
hardware device reset is required and it is necessary not to reset the
OnCE/JTAG module. In this case, assert RESET, but do not assert TRST.
EXTBOOT
25
Input
(Schmitt)
External Boot—This input is tied to VDD to force device to boot from off-chip
memory. Otherwise, it is tied to ground.
56F826 Technical Data, Rev. 14
Freescale Semiconductor
17
Part 3 Specifications
3.1 General Characteristics
The 56F826 is fabricated in high-density CMOS with 5V-tolerant TTL-compatible digital inputs. The term
“5V-tolerant” refers to the capability of an I/O pin, built on a 3.3V-compatible process technology, to
withstand a voltage up to 5.5V without damaging the device. Many systems have a mixture of devices
designed for 3.3V and 5V power supplies. In such systems, a bus may carry both 3.3V- and 5V-compatible
I/O voltage levels. A standard 3.3V I/O is designed to receive a maximum voltage of 3.3V ± 10% during
normal operation without causing damage. This 5V-tolerant capability, therefore, offers the power savings
of 3.3V I/O levels while being able to receive 5V levels without being damaged.
Absolute maximum ratings given in Table 3-1 are stress ratings only, and functional operation at the
maximum is not guaranteed. Stress beyond these ratings may affect device reliability or cause permanent
damage to the device.
The 56F826 DC/AC electrical specifications are preliminary and are from design simulations. These
specifications may not be fully tested or guaranteed at this early stage of the product life cycle. Finalized
specifications will be published after complete characterization and device qualifications have been
completed.
CAUTION
This device contains protective circuitry to guard against
damage due to high static voltage or electrical fields.
However, normal precautions are advised to avoid
application of any voltages higher than maximum rated
voltages to this high-impedance circuit. Reliability of
operation is enhanced if unused inputs are tied to an
appropriate voltage level.
56F826 Technical Data, Rev. 14
18
Freescale Semiconductor
General Characteristics
Table 3-1 Absolute Maximum Ratings
Characteristic
Supply voltage, core
Supply voltage, IO
Supply voltage, Analog
Symbol
Min
Max
Unit
VDD1
VSS – 0.3
VSS + 3.0
V
VDDIO2
VSSIO – 0.3
VSSA – 0.3
VSSIO + 4.0
VSSA + 4.0
V
VDDA
2
Analog input voltages - XTAL, EXTAL
VIN
VINA
VSSIO – 0.3
VSSA – 0.3
VSSIO + 5.5
VDDA + 0.3
V
Voltage difference VDD to VDD_IO, VDDA
ΔVDD
- 0.3
0.3
V
Voltage difference VSS to VSS _IO, VSSA
ΔVSS
- 0.3
0.3
V
I
—
10
TJ
—
150
°C
TSTG
–55
150
°C
Digital input voltages
Current drain per pin excluding VDD, VSS, VDDA, VSSA,
VDDIO, VSSIO
Junction temperature
Storage temperature range
mA
1. VDD must not exceed VDDIO
2. VDDIO and VDDA must not differ by more that 0.5V
Table 3-2 Recommended Operating Conditions
Characteristic
Symbol
Min
Typ
Max
Unit
VDD
2.25
2.5
2.75
V
VDDIO,VDDA
3.0
3.3
3.6
V
Voltage difference VDD to VDD_IO, VDDA
ΔVDD
-0.1
-
0.1
V
Voltage difference VSS to VSS _IO, VSSA
ΔVSS
-0.1
-
0.1
V
TA
–40
–
85
°C
Supply voltage, core
Supply Voltage, IO and analog
Ambient operating temperature
56F826 Technical Data, Rev. 14
Freescale Semiconductor
19
Table 3-3 Thermal Characteristics6
Value
Characteristic
Comments
Symbol
Unit
Notes
100-pin LQFP
Junction to ambient
Natural convection
Junction to ambient (@1m/sec)
RθJA
48.3
°C/W
2
RθJMA
43.9
°C/W
2
Junction to ambient
Natural convection
Four layer board (2s2p)
RθJMA
(2s2p)
40.7
°C/W
1.2
Junction to ambient (@1m/sec)
Four layer board (2s2p)
RθJMA
38.6
°C/W
1,2
Junction to case
RθJC
13.5
°C/W
3
Junction to center of case
ΨJT
1.0
°C/W
4, 5
I/O pin power dissipation
P I/O
User Determined
W
Power dissipation
PD
P D = (IDD x VDD + P I/O)
W
PDMAX
(TJ - TA) /RθJA
W
Junction to center of case
7
Notes:
1.
Theta-JA determined on 2s2p test boards is frequently lower than would be observed in an application.
Determined on 2s2p thermal test board.
2.
Junction to ambient thermal resistance, Theta-JA (RθJA) was simulated to be equivalent to the JEDEC
specification JESD51-2 in a horizontal configuration in natural convection. Theta-JA was also simulated on
a thermal test board with two internal planes (2s2p, where “s” is the number of signal layers and “p” is the
number of planes) per JESD51-6 and JESD51-7. The correct name for Theta-JA for forced convection or with
the non-single layer boards is Theta-JMA.
3.
Junction to case thermal resistance, Theta-JC (RθJC), was simulated to be equivalent to the measured values
using the cold plate technique with the cold plate temperature used as the “case” temperature. The basic cold
plate measurement technique is described by MIL-STD 883D, Method 1012.1. This is the correct thermal
metric to use to calculate thermal performance when the package is being used with a heat sink.
4.
Thermal Characterization Parameter, Psi-JT (ΨJT), is the “resistance” from junction to reference point
thermocouple on top center of case as defined in JESD51-2. ΨJT is a useful value to use to estimate junction
temperature in steady state customer environments.
5.
Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site
(board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and
board thermal resistance.
6.
See Section 5.1 for more details on thermal design considerations.
7.
TJ = Junction Temperature
TA = Ambient Temperature
56F826 Technical Data, Rev. 14
20
Freescale Semiconductor
DC Electrical Characteristics
3.2 DC Electrical Characteristics
Table 3-4 DC Electrical Characteristics
Operating Conditions: VSSIO=VSS = VSSA = 0V, VDDA =VDDIO=3.0–3.6V, VDD = 2.25–2.75V, TA = –40° to +85°C, CL ≤ 50pF, fop = 80MHz
Characteristic
Symbol
Min
Typ
Max
Unit
Input high voltage (XTAL/EXTAL)
VIHC
2.25
—
3.6
V
Input low voltage (XTAL/EXTAL)
VILC
0
—
0.5
V
Input high voltage (Schmitt trigger inputs)1
VIHS
2.2
—
5.5
V
Input low voltage (Schmitt trigger inputs)1
VILS
-0.3
—
0.8
V
Input high voltage (all other digital inputs)
VIH
2.0
—
5.5
V
Input low voltage (all other digital inputs)
VIL
-0.3
—
0.8
V
Input current high (pull-up/pull-down resistors disabled,
VIN=VDD)
IIH
-1
—
1
μA
Input current low (pull-up/pull-down resistors disabled,
VIN=VSS)
IIL
-1
—
1
μA
Input current high (with pull-up resistor, VIN=VDD)
IIHPU
-1
—
1
μA
Input current low (with pull-up resistor, VIN=VSS)
IILPU
-210
—
-50
μA
Input current high (with pull-down resistor, VIN=VDD)
IIHPD
20
—
180
μA
Input current low (with pull-down resistor, VIN=VSS)
IILPD
-1
—
1
μA
Nominal pull-up or pull-down resistor value
RPU, RPD
30
KΩ
Output tri-state current low
IOZL
-10
—
10
μA
Output tri-state current high
IOZH
-10
—
10
μA
Input current high (analog inputs, VIN=VDDA)2
IIHA
-15
—
15
μA
Input current low (analog inputs, VIN=VSSA)2
IILA
-15
—
15
μA
Output High Voltage (at IOH)
VOH
VDD – 0.7
—
—
V
Output Low Voltage (at IOL)
VOL
—
—
0.4
V
Output source current
IOH
4
—
—
mA
Output sink current
IOL
4
—
—
mA
PWM pin output source current3
IOHP
10
—
—
mA
PWM pin output sink current4
IOLP
16
—
—
mA
56F826 Technical Data, Rev. 14
Freescale Semiconductor
21
Table 3-4 DC Electrical Characteristics (Continued)
Operating Conditions: VSSIO=VSS = VSSA = 0V, VDDA =VDDIO=3.0–3.6V, VDD = 2.25–2.75V, TA = –40° to +85°C, CL ≤ 50pF, fop = 80MHz
Characteristic
Symbol
Min
Typ
Max
Unit
CIN
—
8
—
pF
Output capacitance
COUT
—
12
—
pF
VDD supply current
IDDT5
Run 6
—
47
75
mA
Wait7
—
21
36
mA
Stop
—
2
8
mA
Input capacitance
Low Voltage Interrupt, VDDIO power supply8
VEIO
2.4
2.7
3.0
V
Low Voltage Interrupt, VDD power supply9
VEIC
2.0
2.2
2.4
V
Power on Reset10
VPOR
—
1.7
2.0
V
1.
1. Schmitt Trigger inputs are: EXTBOOT, IRQA, IRQB, RESET, TCS, TCK, TRST, TMS, TDI and RXD1
2. Analog inputs are: ANA[0:7], XTAL and EXTAL. Specification assumes ADC is not sampling.
3. PWM pin output source current measured with 50% duty cycle.
4. PWM pin output sink current measured with 50% duty cycle.
5. IDDT = IDD + IDDA (Total supply current for VDD + VDDA)
6. Run (operating) IDD measured using 4MHz clock source. All inputs 0.2V from rail; outputs unloaded. All ports configured as
inputs; measured with all modules enabled.
7. Wait IDD measured using external square wave clock source (fosc = 4MHz) into XTAL; all inputs 0.2V from rail; no DC loads;
less than 50pF on all outputs. CL = 20pF on EXTAL; all ports configured as inputs; EXTAL capacitance linearly affects wait IDD;
measured with PLL enabled.
8. This low-voltage interrupt monitors the VDDIO power supply. If VDDIO drops below VEIO, an interrupt is generated. Functionality
of the device is guaranteed under transient conditions when VDDIO >VEIO (between the minimum specified VDDIO and the point when
the VEIO interrupt is generated).
9. This low-voltage interrupt monitors theVDD power supply. If VDDIO drops below VEIC, an interrupt is generated. Functionality of
the device is guaranteed under transient conditions when VDD >VEIC (between the minimum specified VDD and the point when the
VEIC interrupt is generated).
10. Power–on reset occurs whenever the VDD power supply drops below VPOR. While power is ramping up, this signal remains
active for as long as VDD is below VPOR no matter how long the ramp-up rate is.
56F826 Technical Data, Rev. 14
22
Freescale Semiconductor
Supply Voltage Sequencing and Separation Cautions
100
75
IDD (mA)
IDD Digital
IDD Analog
IDD Total
50
25
0
20
40
60
80
Freq. (MHz)
Figure 3-1 Maximum Run IDD vs. Frequency (see Note 6. in Table 3-4)
3.3 Supply Voltage Sequencing and Separation Cautions
DC Power Supply Voltage
Figure 3-2 shows two situations to avoid in sequencing the VDD and VDDIO, VDDA supplies.
3.3V
VDDIO, VDDA
2
2.5V
Supplies Stable
VDD
1
0
Time
Notes: 1. VDD rising before VDDIO, VDDA
2. VDDIO, VDDA rising much faster than VDD
Figure 3-2 Supply Voltage Sequencing and Separation Cautions
56F826 Technical Data, Rev. 14
Freescale Semiconductor
23
VDD should not be allowed to rise early (1). This is usually avoided by running the regulator for the VDD
supply (2.5V) from the voltage generated by the 3.3V VDDIO supply, see Figure 3-3. This keeps VDD from
rising faster than VDDIO.
VDD should not rise so late that a large voltage difference is allowed between the two supplies (2).
Typically this situation is avoided by using external discrete diodes in series between supplies, as shown
in Figure 3-3. The series diodes forward bias when the difference between VDDIO and VDD reaches
approximately 1.4, causing VDD to rise as VDDIO ramps up. When the VDD regulator begins proper
operation, the difference between supplies will typically be 0.8V and conduction through the diode chain
reduces to essentially leakage current. During supply sequencing, the following general relationship
should be adhered to:
VDDIO > VDD > (VDDIO - 1.4V)
In practice, VDDA is typically connected directly to VDDIO with some filtering.
Supply
VDDIO, VDDA
3.3V
Regulator
VDD
2.5V
Regulator
Figure 3-3 Example Circuit to Control Supply Sequencing
3.4 AC Electrical Characteristics
Timing waveforms in Section 3.4 are tested using the VIL and VIH levels specified in the DC Characteristics
table. The levels of VIH and VIL for an input signal are shown in Figure 3-4.
Pulse Width
Low
VIH
Input Signal
High
90%
50%
10%
Midpoint1
VIL
Fall Time
Rise Time
Note: The midpoint is VIL + (VIH – VIL)/2.
Figure 3-4 Input Signal Measurement References
Figure 3-5 shows the definitions of the following signal states:
•
•
•
Active state, when a bus or signal is driven, and enters a low impedance state
Tri-stated, when a bus or signal is placed in a high impedance state
Data Valid state, when a signal level has reached VOL or VOH
•
Data Invalid state, when a signal level is in transition between VOL and VOH
56F826 Technical Data, Rev. 14
24
Freescale Semiconductor
Flash Memory Characteristics
Data2 Valid
Data1 Valid
Data1
Data3 Valid
Data2
Data3
Data
Tri-stated
Data Invalid State
Data Active
Data Active
Figure 3-5 Signal States
3.5 Flash Memory Characteristics
Table 3-5 Flash Memory Truth Table
Mode
XE1
YE2
SE3
OE4
PROG5
ERASE6
MAS17
NVSTR8
Standby
L
L
L
L
L
L
L
L
Read
H
H
H
H
L
L
L
L
Word Program
H
H
L
L
H
L
L
H
Page Erase
H
L
L
L
L
H
L
H
Mass Erase
H
L
L
L
L
H
H
H
1. X address enable, all rows are disabled when XE = 0
2. Y address enable, YMUX is disabled when YE = 0
3. Sense amplifier enable
4. Output enable, tri-state Flash data out bus when OE = 0
5. Defines program cycle
6. Defines erase cycle
7. Defines mass erase cycle, erase whole block
8. Defines non-volatile store cycle
Table 3-6 IFREN Truth Table
Mode
IFREN = 1
IFREN = 0
Read
Read information block
Read main memory block
Word program
Program information block
Program main memory block
Page erase
Erase information block
Erase main memory block
Mass erase
Erase both block
Erase main memory block
56F826 Technical Data, Rev. 14
Freescale Semiconductor
25
Table 3-7 Flash Timing Parameters
Operating Conditions: VSS = VSSA = 0 V, VDD = VDDA = 3.0–3.6V, TA = –40° to +85°C, CL ≤ 50pF
Characteristic
Symbol
Min
Typ
Max
Unit
Figure
Program time
Tprog*
20
–
–
us
Figure 3-6
Erase time
Terase*
20
–
–
ms
Figure 3-7
Mass erase time
Tme*
100
–
–
ms
Figure 3-8
Endurance1
ECYC
10,000
20,000
–
cycles
Data Retention1
DRET
10
30
–
years
The following parameters should only be used in the Manual Word Programming Mode
PROG/ERASE to NVSTR set
up time
Tnvs*
–
5
–
us
Figure 3-6,
Figure 3-7,
Figure 3-8
NVSTR hold time
Tnvh*
–
5
–
us
Figure 3-6,
Figure 3-7
NVSTR hold time (mass erase)
Tnvh1*
–
100
–
us
Figure 3-8
NVSTR to program set up time
Tpgs*
–
10
–
us
Figure 3-6
Recovery time
Trcv*
–
1
–
us
Figure 3-6,
Figure 3-7,
Figure 3-8
Cumulative program
HV period2
Thv
–
3
–
ms
Figure 3-6
Program hold time3
Tpgh
–
–
–
Figure 3-6
Address/data set up time3
Tads
–
–
–
Figure 3-6
Address/data hold time3
Tadh
–
–
–
Figure 3-6
1. One cycle is equal to an erase program and read.
2. Thv is the cumulative high voltage programming time to the same row before next erase. The same address cannot be
programmed twice before next erase.
3. Parameters are guaranteed by design in smart programming mode and must be one cycle or greater.
*The Flash interface unit provides registers for the control of these parameters.
56F826 Technical Data, Rev. 14
26
Freescale Semiconductor
Flash Memory Characteristics
IFREN
XADR
XE
Tadh
YADR
YE
DIN
Tads
PROG
Tnvs
Tprog
Tpgh
NVSTR
Tpgs
Tnvh
Thv
Trcv
Figure 3-6 Flash Program Cycle
IFREN
XADR
XE
YE=SE=OE=MAS1=0
ERASE
Tnvs
NVSTR
Tnvh
Terase
Trcv
Figure 3-7 Flash Erase Cycle
56F826 Technical Data, Rev. 14
Freescale Semiconductor
27
IFREN
XADR
XE
MAS1
YE=SE=OE=0
ERASE
Tnvs
NVSTR
Tnvh1
Tme
Trcv
Figure 3-8 Flash Mass Erase Cycle
3.6 External Clock Operation
The 56F826 system clock can be derived from a crystal or an external system clock signal. To generate a
reference frequency using the internal oscillator, a reference crystal must be connected between the
EXTAL and XTAL pins.
3.6.1
Crystal Oscillator
The internal oscillator is also designed to interface with a parallel-resonant crystal resonator in the
frequency range specified for the external crystal in Table 3-9. A recommended crystal oscillator circuit
is shown in Figure 3-9. Follow the crystal supplier’s recommendations when selecting a crystal, because
crystal parameters determine the component values required to provide maximum stability and reliable
start-up. The crystal and associated components should be mounted as close as possible to the EXTAL
and XTAL pins to minimize output distortion and start-up stabilization time.The internal 56F82x
oscillator circuitry is designed to have no external load capacitors present. As shown in Figure 3-9, no
external load capacitors should be used.
The 56F80x components internally are modeled as a parallel resonant oscillator circuit to provide a
capacitive load on each of the oscillator pins (XTAL and EXTAL) of 10pF to 13pF over temperature and
process variations. Using a typical value of internal capacitance on these pins of 12pF and a value of 3pF
56F826 Technical Data, Rev. 14
28
Freescale Semiconductor
External Clock Operation
as a typical circuit board trace capacitance the parallel load capacitance presented to the crystal is 9pF as
determined by the following equation:
CL =
CL1 * CL2
CL1 + CL2
+ Cs =
12 * 12
12 + 12
+ 3 = 6 + 3 = 9pF
This is the value load capacitance that should be used when selecting a crystal and determining the actual
frequency of operation of the crystal oscillator circuit.
EXTAL XTAL
Rz
Recommended External Crystal
Parameters:
Rz = 1 to 3MΩ
fc = 4Mhz (optimized for 4MHz)
fc
Figure 3-9 Connecting to a Crystal Oscillator Circuit
3.6.2
Ceramic Resonator
It is also possible to drive the internal oscillator with a ceramic resonator, assuming the overall system
design can tolerate the reduced signal integrity. A typical ceramic resonator circuit is shown in
Figure 3-10. Refer to supplier’s recommendations when selecting a ceramic resonator and associated
components. The resonator and components should be mounted as close as possible to the EXTAL and
XTAL pins. The internal 56F82x oscillator circuitry is designed to have no external load capacitors
present. As shown in Figure 3-10, no external load capacitors should be used.
EXTAL XTAL
Rz
Recommended Ceramic Resonator
Parameters:
Rz = 1 to 3 MΩ
fc = 4Mhz (optimized for 4MHz)
fc
Figure 3-10 Connecting a Ceramic Resonator
Note: Freescale recommends only two terminal ceramic resonators vs. three terminal resonators
(which contain an internal bypass capacitor to ground).
56F826 Technical Data, Rev. 14
Freescale Semiconductor
29
3.6.3
External Clock Source
The recommended method of connecting an external clock is given in Figure 3-11. The external clock
source is connected to XTAL and the EXTAL pin is held VDDA/2.
56F826
XTAL
EXTAL
External
Clock
VDDA/2
Figure 3-11 Connecting an External Clock Signal
Table 3-8 External Clock Operation Timing Requirements
Operating Conditions: VSSIO=VSS = VSSA = 0V, VDDA =VDDIO=3.0–3.6V, VDD = 2.25–2.75V, TA = –40° to +85°C, CL ≤ 50pF, fop = 80MHz
Characteristic
Symbol
Min
Typ
Max
Unit
Frequency of operation (external clock driver)1
fosc
0
4
802
MHz
Clock Pulse Width3, 4
tPW
6.25
—
—
ns
1. See Figure 3-11 for details on using the recommended connection of an external clock driver.
2. When using Time of Day (TOD), maximum external frequency is 6MHz.
3. The high or low pulse width must be no smaller than 6.25ns or the chip will not function.
4. Parameters listed are guaranteed by design.
VIH
External
Clock
90%
50%
10%
tPW
tPW
90%
50%
10%
VIL
Note: The midpoint is VIL + (VIH – VIL)/2.
Figure 3-12 External Clock Timing
56F826 Technical Data, Rev. 14
30
Freescale Semiconductor
External Bus Asynchronous Timing
3.6.4
Phase Locked Loop Timing
Table 3-9 PLL Timing
Operating Conditions: VSSIO = VSS = VSSA = 0V, VDDA = VDDIO = 3.0–3.6V, VDD = 2.25–2.75V, TA = –40° to +85°C, CL < 50pF, fop = 80MHz
Characteristic
External reference crystal frequency for the PLL1
PLL output frequency2
PLL stabilization time 3 -40o to +85oC
Symbol
Min
Typ
Max
Unit
fosc
2
4
6
MHz
fout/2
40
—
110
MHz
tplls
—
1
10
ms
1. An externally supplied reference clock should be as free as possible from any phase jitter for the PLL to work
correctly. The PLL is optimized for 4MHz input crystal.
2. ZCLK may not exceed 80MHz. For additional information on ZCLK and fout/2, please refer to the OCCS chapter in the
User Manual. ZCLK = fop
3. This is the minimum time required after the PLL set-up is changed to ensure reliable operation.
3.7 External Bus Asynchronous Timing
Table 3-10 External Bus Asynchronous Timing1, 2
Operating Conditions: VSSIO = VSS = VSSA = 0V, VDDA = VDDIO = 3.0–3.6V, VDD = 2.25–2.75V, TA = –40° to +85°C, CL ≤ 50pF, fop = 80MHz
Characteristic
Symbol
Min
Max
Unit
Address Valid to WR Asserted
tAWR
6.5
—
ns
WR Width Asserted
Wait states = 0
Wait states > 0
tWR
7.5
(T*WS) + 7.5
—
—
ns
ns
WR Asserted to D0–D15 Out Valid
tWRD
—
T + 4.2
ns
Data Out Hold Time from WR Deasserted
tDOH
4.8
—
ns
Data Out Set Up Time to WR Deasserted
Wait states = 0
Wait states > 0
tDOS
2.2
(T*WS) + 6.4
—
—
ns
ns
RD Deasserted to Address Not Valid
tRDA
0
—
ns
Address Valid to RD Deasserted
Wait states = 0
Wait states > 0
tARDD
—
18.7
(T*WS) + 18.7
ns
ns
56F826 Technical Data, Rev. 14
Freescale Semiconductor
31
Table 3-10 External Bus Asynchronous Timing1, 2 (Continued)
Operating Conditions: VSSIO = VSS = VSSA = 0V, VDDA = VDDIO = 3.0–3.6V, VDD = 2.25–2.75V, TA = –40° to +85°C, CL ≤ 50pF, fop = 80MHz
Characteristic
Symbol
Min
Max
Unit
Input Data Hold to RD Deasserted
tDRD
0
—
ns
RD Assertion Width
Wait states = 0
Wait states > 0
tRD
19
(T*WS) + 19
—
—
ns
ns
Address Valid to Input Data Valid
Wait states = 0
Wait states > 0
tAD
—
—
1
(T*WS) + 1
ns
ns
-4.4
—
ns
—
—
2.4
(T*WS) + 2.4
ns
ns
Address Valid to RD Asserted
tARDA
RD Asserted to Input Data Valid
Wait states = 0
Wait states > 0
tRDD
WR Deasserted to RD Asserted
tWRRD
6.8
—
ns
RD Deasserted to RD Asserted
tRDRD
0
—
ns
WR Deasserted to WR Asserted
tWRWR
14.1
—
ns
RD Deasserted to WR Asserted
tRDWR
12.8
—
ns
1. Timing is both wait state- and frequency-dependent. In the formulas listed, WS = the number of wait states and
T = Clock Period. For 80MHz operation, T = 12.5ns.
2. Parameters listed are guaranteed by design.
To calculate the required access time for an external memory for any frequency < 80Mhz, use this formula:
Top = Clock period @ desired operating frequency
WS = Number of wait states
Memory Access Time = (Top*WS) + (Top- 11.5)
56F826 Technical Data, Rev. 14
32
Freescale Semiconductor
External Bus Asynchronous Timing
A0–A15,
PS, DS
(See Note)
tARDD
tRDA
tARDA
RD
tAWR
tWRWR
tWR
tWRRD
tRDWR
WR
tAD
tWRD
tDOS
D0–D15
tRDRD
tRD
tRDD
tDRD
tDOH
Data Out
Data In
Note: During read-modify-write instructions and internal instructions, the address lines do not change state.
Figure 3-13 External Bus Asynchronous Timing
56F826 Technical Data, Rev. 14
Freescale Semiconductor
33
3.8 Reset, Stop, Wait, Mode Select, and Interrupt Timing
Table 3-11 Reset, Stop, Wait, Mode Select, and Interrupt Timing1, 5
Operating Conditions: VSSIO = VSS = VSSA = 0V, VDDA = VDDIO = 3.0–3.6V, VDD = 2.25–2.75V, TA = –40° to +85°C, CL ≤ 50pF, fop = 80MHz
Characteristic
Symbol
Min
Max
Unit
See Figure
RESET Assertion to Address, Data and Control
Signals High Impedance
tRAZ
—
21
ns
Figure 3-14
Minimum RESET Assertion Duration2
OMR Bit 6 = 0
OMR Bit 6 = 1
tRA
275,000T
128T
—
—
ns
ns
RESET Deassertion to First External Address Output
tRDA
33T
34T
ns
Figure 3-14
Edge-sensitive Interrupt Request Width
tIRW
1.5T
—
ns
Figure 3-15
IRQA, IRQB Assertion to External Data Memory
Access Out Valid, caused by first instruction execution
in the interrupt service routine
tIDM
15T
—
ns
Figure 3-16
IRQA, IRQB Assertion to General Purpose Output
Valid, caused by first instruction execution in the
interrupt service routine
tIG
16T
—
ns
Figure 3-16
IRQA Low to First Valid Interrupt Vector Address Out
recovery from Wait State3
tIRI
13T
—
ns
Figure 3-17
IRQA Width Assertion to Recover from Stop State4
tIW
2T
—
ns
Figure 3-18
Delay from IRQA Assertion to Fetch of first instruction
(exiting Stop)
OMR Bit 6 = 0
OMR Bit 6 = 1
tIF
Duration for Level Sensitive IRQA Assertion to Cause
the Fetch of First IRQA Interrupt Instruction (exiting
Stop)
OMR Bit 6 = 0
OMR Bit 6 = 1
tIRQ
Delay from Level Sensitive IRQA Assertion to First
Interrupt Vector Address Out Valid (exiting Stop)
OMR Bit 6 = 0
OMR Bit 6 = 1
Figure 3-14
Figure 3-18
—
—
275,000T
12T
ns
ns
Figure 3-19
—
—
275,000T
12T
ns
ns
Figure 3-19
tII
—
—
275,000T
12T
ns
ns
1. In the formulas, T = clock cycle. For an operating frequency of 80MHz, T = 12.5ns.
2. Circuit stabilization delay is required during reset when using an external clock or crystal oscillator in two cases:
• After power-on reset
• When recovering from Stop state
3. The minimum is specified for the duration of an edge-sensitive IRQA interrupt required to recover from the Stop state. This is not
the minimum required so that the IRQA interrupt is accepted.
4. The interrupt instruction fetch is visible on the pins only in Mode 3.
5. Parameters listed are guaranteed by design.
56F826 Technical Data, Rev. 14
34
Freescale Semiconductor
Reset, Stop, Wait, Mode Select, and Interrupt Timing
RESET
tRA
tRAZ
tRDA
A0–A15,
D0–D15
First Fetch
PS, DS,
RD, WR
First Fetch
Figure 3-14 Asynchronous Reset Timing
IRQA,
IRQB
tIRW
Figure 3-15 External Interrupt Timing (Negative-Edge-Sensitive)
A0–A15,
PS, DS,
RD, WR
First Interrupt Instruction Execution
tIDM
IRQA,
IRQB
a) First Interrupt Instruction Execution
General
Purpose
I/O Pin
tIG
IRQA,
IRQB
b) General Purpose I/O
Figure 3-16 External Level-Sensitive Interrupt Timing
56F826 Technical Data, Rev. 14
Freescale Semiconductor
35
IRQA,
IRQB
tIRI
A0–A15,
PS, DS,
RD, WR
First Interrupt Vector
Instruction Fetch
Figure 3-17 Interrupt from Wait State Timing
tIW
IRQA
tIF
A0–A15,
PS, DS,
RD, WR
First Instruction Fetch
Not IRQA Interrupt Vector
Figure 3-18 Recovery from Stop State Using Asynchronous Interrupt Timing
tIRQ
IRQA
tII
A0–A15
PS, DS,
RD, WR
First IRQA Interrupt
Instruction Fetch
Figure 3-19 Recovery from Stop State Using IRQA Interrupt Service
56F826 Technical Data, Rev. 14
36
Freescale Semiconductor
Serial Peripheral Interface (SPI) Timing
3.9 Serial Peripheral Interface (SPI) Timing
Table 3-12 SPI Timing1
Operating Conditions: VSSIO=VSS = VSSA = 0V, VDDA =VDDIO=3.0–3.6V, VDD = 2.25–2.75V, TA = –40° to +85°C, CL ≤ 50pF, fop = 80MHz
Characteristic
Symbol
Cycle time
Master
Slave
tC
Enable lead time
Master
Slave
tELD
Enable lag time
Master
Slave
tELG
Clock (SCLK) high time
Master
Slave
tCH
Clock (SCLK) low time
Master
Slave
tCL
Data set-up time required for inputs
Master
Slave
tDS
Data hold time required for inputs
Master
Slave
tDH
Access time (time to data active from high-impedance state)
Slave
tA
Disable time (hold time to high-impedance state)
Slave
tD
Data Valid for outputs
Master
Slave (after enable edge)
tDV
Data invalid
Master
Slave
tDI
Rise time
Master
Slave
tR
Fall time
Master
Slave
tF
Min
Max
Unit
See Figure
50
25
—
—
ns
ns
Figures
3-20, 3-21,
3-22, 3-23
—
25
—
—
ns
ns
—
100
—
—
ns
ns
24
12
—
—
24.1
12
—
—
ns
ns
Figures
3-20, 3-21,
3-22, 3-23
20
0
—
—
ns
ns
Figures
3-20, 3-21,
3-22, 3-23
0
2
—
—
ns
ns
Figures
3-20, 3-21,
3-22, 3-23
4.8
15
ns
3.7
15.2
ns
—
—
4.5
20.4
ns
ns
Figures
3-20, 3-21,
3-22, 3-23
0
0
—
—
ns
ns
Figures
3-20, 3-21,
3-22, 3-23
—
—
11.5
10.0
ns
ns
Figures
3-20, 3-21,
3-22, 3-23
—
—
9.7
9.0
ns
ns
Figures
3-20, 3-21,
3-22, 3-23
Figure 3-23
Figure 3-23
ns
ns
Figures
3-20, 3-21,
3-22, 3-23
Figure 3-23
Figure 3-23
1. Parameters are guaranteed by design.
56F826 Technical Data, Rev. 14
Freescale Semiconductor
37
SS
SS is held High on master
(Input)
tC
tR
tF
tCL
SCLK (CPOL = 0)
(Output)
tCH
tF
tR
tCL
SCLK (CPOL = 1)
(Output)
tDH
tCH
tDS
MISO
(Input)
MSB in
Bits 14–1
LSB in
tDI
MOSI
(Output)
tDV
Master MSB out
Bits 14–1
tDI(ref)
Master LSB out
tR
tF
Figure 3-20 SPI Master Timing (CPHA = 0)
SS
(Input)
SS is held High on master
tC
tF
tCL
SCLK (CPOL = 0)
(Output)
tCH
tR
tF
tCL
SCLK (CPOL = 1)
(Output)
tCH
tDS
tDH
tR
MISO
(Input)
MSB in
tDI
tDV(ref)
MOSI
(Output)
Bits 14–1
Master MSB out
LSB in
tDV
Bits 14– 1
tF
Master LSB out
tR
Figure 3-21 SPI Master Timing (CPHA = 1)
56F826 Technical Data, Rev. 14
38
Freescale Semiconductor
Serial Peripheral Interface (SPI) Timing
SS
(Input)
tC
tF
tCL
SCLK (CPOL = 0)
(Input)
tELG
tR
tCH
tELD
tCL
SCLK (CPOL = 1)
(Input)
tCH
tA
MISO
(Output)
Slave MSB out
tF
tR
Bits 14–1
tDS
Slave LSB out
tDV
MSB in
tDI
tDI
tDH
MOSI
(Input)
tD
Bits 14–1
LSB in
Figure 3-22 SPI Slave Timing (CPHA = 0)
SS
(Input)
tC
tF
tR
tCL
SCLK (CPOL = 0)
(Input)
tCH
tELD
SCLK (CPOL = 1)
(Input)
tDV
tELG
tCL
tCH
tR
MISO
(Output)
Slave MSB out
Bits 14–1
tDV
tDS
tDH
MOSI
(Input)
tD
tF
tA
MSB in
Bits 14–1
Slave LSB out
tDI
LSB in
Figure 3-23 SPI Slave Timing (CPHA = 1)
56F826 Technical Data, Rev. 14
Freescale Semiconductor
39
3.10 Synchronous Serial Interface (SSI) Timing
Table 3-13 SSI Master Mode1 Switching Characteristics
Operating Conditions: VSSIO = VSS = VSSA = 0V, VDDA = VDDIO = 3.0–3.6V, VDD = 2.25–2.75V, TA = –40° to +85°C, CL ≤ 50pF, fop = 80MHz
Parameter
Symbol
STCK frequency
Min
Typ
fs
Max
102
Units
MHz
STCK period3
tSCKW
100
—
—
ns
STCK high time
tSCKH
504
—
—
ns
STCK low time
tSCKL
504
—
—
ns
—
ns
Output clock rise/fall time (STCK, SRCK)
—
4
Delay from STCK high to STFS (bl) high - Master5
tTFSBHM
0.1
—
0.5
ns
Delay from STCK high to STFS (wl) high - Master5
tTFSWHM
0.1
—
0.5
ns
Delay from SRCK high to SRFS (bl) high - Master5
tRFSBHM
0.6
—
1.3
ns
Delay from SRCK high to SRFS (wl) high - Master5
tRFSWHM
0.6
—
1.3
ns
Delay from STCK high to STFS (bl) low - Master5
tTFSBLM
-1.0
—
-0.1
ns
Delay from STCK high to STFS (wl) low - Master5
tTFSWLM
-1.0
—
-0.1
ns
Delay from SRCK high to SRFS (bl) low - Master5
tRFSBLM
-0.1
—
0
ns
Delay from SRCK high to SRFS (wl) low - Master5
tRFSWLM
-0.1
—
0
ns
STCK high to STXD enable from high impedance - Master
tTXEM
20
—
22
ns
STCK high to STXD valid - Master
tTXVM
24
—
26
ns
STCK high to STXD not valid - Master
tTXNVM
0.1
—
0.2
ns
STCK high to STXD high impedance - Master
tTXHIM
24
—
25.5
ns
SRXD Setup time before SRCK low - Master
tSM
4
—
—
ns
SRXD Hold time after SRCK low - Master
tHM
4
—
—
ns
Synchronous Operation (in addition to standard internal clock parameters)
SRXD Setup time before STCK low - Master
tTSM
4
—
—
SRXD Hold time after STCK low - Master
tTHM
4
—
—
1. Master mode is internally generated clocks and frame syncs
2. Max clock frequency is IP_clk/4 = 40MHz / 4 = 10MHz for an 80MHz part.
56F826 Technical Data, Rev. 14
40
Freescale Semiconductor
Synchronous Serial Interface (SSI) Timing
3. All the timings for the SSI are given for a non-inverted serial clock polarity (TSCKP=0 in SCR2 and RSCKP=0 in SCSR)
and a non-inverted frame sync (TFSI=0 in SCR2 and RFSI=0 in SCSR). If the polarity of the clock and/or the frame sync have
been inverted, all the timings remain valid by inverting the clock signal STCK/SRCK and/or the frame sync STFS/SRFS in the
tables and in the figures.
4. 50% duty cycle
5. bl = bit length; wl = word length
tSCKH
tSCKW
tSCKL
STCK output
tTFSBHM
tTFSBLM
STFS (bl) output
tTFSWHM
tTFSWLM
STFS (wl) output
tTXVM
tTXEM
tTXNVM
tTXHIM
First Bit
STXD
Last Bit
SRCK output
tRFSBHM
tRFBLM
SRFS (bl) output
tRFSWHM
tRFSWLM
SRFS (wl) output
tSM
tHM
tTSM
tTHM
SRXD
Figure 3-24 Master Mode Timing Diagram
56F826 Technical Data, Rev. 14
Freescale Semiconductor
41
Table 3-14 SSI Slave Mode1 Switching Characteristics
Operating Conditions: VSSIO = VSS = VSSA = 0V, VDDA = VDDIO = 3.0–3.6V, VDD = 2.25–2.75V, TA = –40° to +85°C, CL ≤ 50pF, fop = 80MHz
Parameter
Symbol
Min
Typ
Max
Units
—
102
MHz
STCK frequency
fs
STCK period3
tSCKW
100
—
—
ns
STCK high time
tSCKH
504
—
—
ns
STCK low time
tSCKL
504
—
—
ns
—
TBD
—
ns
0.1
—
46
ns
Output clock rise/fall time
Delay from STCK high to STFS (bl) high - Slave5
tTFSBHS
Delay from STCK high to STFS (wl) high - Slave5
tTFSWHS
0.1
—
46
ns
Delay from SRCK high to SRFS (bl) high - Slave5
tRFSBHS
0.1
—
46
ns
Delay from SRCK high to SRFS (wl) high - Slave5
tRFSWHS
0.1
—
46
ns
Delay from STCK high to STFS (bl) low - Slave5
tTFSBLS
-1
—
—
ns
Delay from STCK high to STFS (wl) low - Slave5
tTFSWLS
-1
—
—
ns
Delay from SRCK high to SRFS (bl) low - Slave5
tRFSBLS
-46
—
—
ns
Delay from SRCK high to SRFS (wl) low - Slave5
tRFSWLS
-46
—
—
ns
—
—
ns
STCK high to STXD enable from high impedance - Slave
tTXES
STCK high to STXD valid - Slave
tTXVS
1
—
25
ns
STFS high to STXD enable from high impedance (first bit) Slave
tFTXES
5.5
—
25
ns
STFS high to STXD valid (first bit) - Slave
tFTXVS
6
—
27
ns
STCK high to STXD not valid - Slave
tTXNVS
11
—
13
ns
STCK high to STXD high impedance - Slave
tTXHIS
11
—
28.5
ns
SRXD Setup time before SRCK low - Slave
tSS
4
—
—
ns
SRXD Hold time after SRCK low - Slave
tHS
4
—
—
ns
56F826 Technical Data, Rev. 14
42
Freescale Semiconductor
Synchronous Serial Interface (SSI) Timing
Table 3-14 SSI Slave Mode1 Switching Characteristics
Operating Conditions: VSSIO = VSS = VSSA = 0V, VDDA = VDDIO = 3.0–3.6V, VDD = 2.25–2.75V, TA = –40° to +85°C, CL ≤ 50pF, fop = 80MHz
Parameter
Symbol
Min
Typ
Max
Units
Synchronous Operation (in addition to standard external clock parameters)
SRXD Setup time before STCK low - Slave
tTSS
4
—
—
SRXD Hold time after STCK low - Slave
tTHS
4
—
—
1. Slave mode is externally generated clocks and frame syncs
2. Max clock frequency is IP_clk/4 = 40MHz / 4 = 10MHz for an 80MHz part.
3. All the timings for the SSI are given for a non-inverted serial clock polarity (TSCKP=0 in SCR2 and RSCKP=0 in SCSR)
and a non-inverted frame sync (TFSI=0 in SCR2 and RFSI=0 in SCSR). If the polarity of the clock and/or the frame sync
have been inverted, all the timings remain valid by inverting the clock signal STCK/SRCK and/or the frame sync STFS/SRFS
in the tables and in the figures.
4. 50% duty cycle
5. bl = bit length; wl = word length
56F826 Technical Data, Rev. 14
Freescale Semiconductor
43
tSCKW
tSCKH
tSCKL
STCK input
tTFSBLS
tTFSBHS
STFS (bl) input
tTFSWHS
tTFSWLS
STFS (wl) input
tFTXES
tFTXVS
tTXNVS
tTXVS
tTXES
tTXHIS
First Bit
STXD
SRCK input
Last Bit
tRFBLS
tRFSBHS
SRFS (bl) input
tRFSWHS
tRFSWLS
SRFS (wl) input
tSS
tTSS
tHS
tTHS
SRXD
Figure 3-25 Slave Mode Clock Timing
3.11 Quad Timer Timing
Table 3-15 Timer Timing1, 2
Operating Conditions: VSSIO = VSS = VSSA = 0V, VDDA = VDDIO = 3.0–3.6V, VDD = 2.25–2.75V, TA = –40° to +85°C, CL ≤ 50pF, fop = 80MHz
Characteristic
Symbol
Min
Max
Unit
PIN
4T+6
—
ns
Timer input high/low period
PINHL
2T+3
—
ns
Timer output period
POUT
2T
—
ns
POUTHL
1T
—
ns
Timer input period
Timer output high/low period
1. In the formulas listed, T = clock cycle. For 80MHz operation, T = 12.5ns.
2. Parameters listed are guaranteed by design.
56F826 Technical Data, Rev. 14
44
Freescale Semiconductor
Serial Communication Interface (SCI) Timing
Timer Inputs
PIN
PINHL
PINHL
Timer Outputs
POUT
POUTHL
POUTHL
Figure 3-26 Quad Timer Timing
3.12 Serial Communication Interface (SCI) Timing
Table 3-16 SCI Timing4
Operating Conditions: VSSIO=VSS = VSSA = 0V, VDDA =VDDIO=3.0–3.6V, VDD = 2.25–2.75V, TA = –40° to +85°C, CL ≤ 50pF, fop = 80MHz
Characteristic
Symbol
Min
Max
Unit
BR
—
(fMAX*2.5)/(80)
Mbps
RXD2 Pulse Width
RXDPW
0.965/BR
1.04/BR
ns
TXD3 Pulse Width
TXDPW
0.965/BR
1.04/BR
ns
Baud Rate1
1. fMAX is the frequency of operation of the system clock in MHz.
2. The RXD pin in SCI0 is named RXD0 and the RXD pin in SCI1 is named RXD1.
3. The TXD pin in SCI0 is named TXD0 and the TXD pin in SCI1 is named TXD1.
4. Parameters listed are guaranteed by design.
RXD
SCI receive
data pin
(Input)
RXDPW
Figure 3-27 RXD Pulse Width
56F826 Technical Data, Rev. 14
Freescale Semiconductor
45
TXD
SCI receive
data pin
(Input)
TXDPW
Figure 3-28 TXD Pulse Width
3.13 JTAG Timing
Table 3-17 JTAG Timing1, 3
Operating Conditions: VSSIO=VSS = VSSA = 0V, VDDA =VDDIO=3.0–3.6V, VDD = 2.25–2.75V, TA = –40° to +85°C, CL ≤ 50pF, fop = 80MHz
Characteristic
Symbol
Min
Max
Unit
TCK frequency of operation2
fOP
DC
10
MHz
TCK cycle time
tCY
100
—
ns
TCK clock pulse width
tPW
50
—
ns
TMS, TDI data set-up time
tDS
0.4
—
ns
TMS, TDI data hold time
tDH
1.2
—
ns
TCK low to TDO data valid
tDV
—
26.6
ns
TCK low to TDO tri-state
tTS
—
23.5
ns
tTRST
50
—
ns
tDE
4T
—
ns
TRST assertion time
DE assertion time
1. Timing is both wait state and frequency dependent. For the values listed, T = clock cycle. For 80MHz
operation, T = 12.5ns.
2. TCK frequency of operation must be less than 1/8 the processor rate.
3. Parameters listed are guaranteed by design.
tCY
tPW
tPW
VM
VM
VIH
TCK
(Input)
VM = VIL + (VIH – VIL)/2
VIL
Figure 3-29 Test Clock Input Timing Diagram
56F826 Technical Data, Rev. 14
46
Freescale Semiconductor
JTAG Timing
TCK
(Input)
tDS
TDI
TMS
(Input)
tDH
Input Data Valid
tDV
TDO
(Output)
Output Data Valid
tTS
TDO
(Output)
tDV
TDO
(Output)
Output Data Valid
Figure 3-30 Test Access Port Timing Diagram
TRST
(Input)
tTRST
Figure 3-31 TRST Timing Diagram
DE
tDE
Figure 3-32 OnCE—Debug Event
56F826 Technical Data, Rev. 14
Freescale Semiconductor
47
Part 4 Packaging
4.1 Package and Pin-Out Information 56F826
TCK
TCS
DE
TXD0
RXD0
VSS
VDD
TXD1
RXD1
TA0
TA1
TA2
TA3
SS
MISO
MOSI
SCLK
GPIOD7
GPIOD6
VSSIO
VDDIO
GPIOD5
GPIOD4
GPIOD3
GPIOD2
This section contains package and pin-out information for the 100-pin LQFP configuration of the 56F826.
PIN 76
ORIENTATION
MARK
PIN 1
PIN 51
GPIOD1
GPIOD0
GPIOB7
GPIOB6
GPIOB5
GPIOB4
GPIOB3
GPIOB2
GPIOB1
GPIOB0
CLKO
VDD
VSS
XTAL
EXTAL
VSSA
VDDA
VSSIO
VDDIO
STCK
STFS
STD
SRCK
SRFS
SRD
VDDIO
VSSIO
IRQA
IRQB
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
RESET
D11
D12
D13
D14
D15
PIN 26
RD
WR
DS
PS
TMS
TDI
TDO
TRST
VDDIO
VSSIO
A15
A14
A13
A12
A11
A10
A9
A8
A7
A6
A5
A4
VSS
VDD
A3
A2
A1
A0
EXTBOOT
Figure 4-1 Top View, 56F826 100-pin LQFP Package
56F826 Technical Data, Rev. 14
48
Freescale Semiconductor
Package and Pin-Out Information 56F826
Table 4-1 56F826 Pin Identification by Pin Number
Pin No.
Signal
Name
Pin No.
Signal Name
Pin No.
Signal Name
Pin No.
Signal
Name
1
TMS
26
RD
51
SRD
76
GPIOD2
2
TDI
27
WR
52
SRFS
77
GPIOD3
3
TDO
28
DS
53
SRCK
78
GPIOD4
4
TRST
29
PS
54
STD
79
GPIOD5
5
VDDIO
30
VDDIO
55
STFS
80
VDDIO
6
VSSIO
31
VSSIO
56
STCK
81
VSSIO
7
A15
32
IRQA
57
VDDIO
82
GPIOD6
8
A14
33
IRQB
58
VSSIO
83
GPIOD7
9
A13
34
D0
59
VDDA
84
SCLK
10
A12
35
D1
60
VSSA
85
MOSI
11
A11
36
D2
61
EXTAL
86
MISO
12
A10
37
D3
62
XTAL
87
SS
13
A9
38
D4
63
VSS
88
TA3
14
A8
39
D5
64
VDD
89
TA2
15
A7
40
D6
65
CLKO
90
TA1
16
A6
41
D7
66
GPIOB0
91
TA0
17
A5
42
D8
67
GPIOB1
92
RXD1
18
A4
43
D9
68
GPIOB2
93
TXD1
19
VSS
44
D10
69
GPIOB3
94
VDD
20
VDD
45
RESET
70
GPIOB4
95
VSS
21
A3
46
D11
71
GPIOB5
96
RXD0
22
A2
47
D12
72
GPIOB6
97
TXD0
23
A1
48
D13
73
GPIOB7
98
DE
24
A0
49
D14
74
GPIOD0
99
TCS
25
EXTBOOT
50
D15
75
GPIOD1
100
TCK
56F826 Technical Data, Rev. 14
Freescale Semiconductor
49
S
0.15(0.006)
AC T-U
S
Z
S
S
-T-
0.15(0.006)
0.15(0.006) S
AC Z
B
-Z-
S
V
AC Z
S
S
T-U
T-U
S
S
NOTES:
1. DIMENSIONING AND TOLERANCING PER
ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DATUM PLANE -AB- IS LOCATED AT BOTTOM
OF LEAD AND IS COINCIDENT WITH THE
LEAD WHERE THE LEAD EXITS THE PLASTIC
BODY AT THE BOTTOM OF THE PARTING
LINE.
4. DATUMS -T-, -U-, AND -Z- TO BE DETERMINED
AT DATUM PLANE -AB-.
5. DIMENSIONS S AND V TO BE DETERMINED
AT SEATING PLANE -AC-.
6. DIMENSIONS A AND B DO NOT INCLUDE
MOLD PROTRUSION. ALLOWABLE
PROTRUSION IS 0.250 (0.010) PER SIDE.
DIMENSIONS A AND B DO INCLUDE MOLD
MISMATCH AND ARE DETERMINED AT
DATUM PLANE -AB-.
7. DIMENSION D DOES NOT INCLUDE DAMBAR
PROTRUSION. DAMBAR PROTRUSION SHALL
NOT CAUSE THE D DIMENSION TO EXCEED
0.350 (0.014). DAMBAR CAN NOT BE LOCATED
ON THE LOWER RADIUS OR THE FOOT.
MINIMUM SPACE BETWEEN PROTRUSION
AND AN ADJACENT LEAD IS 0.070 (0.003).
8. MINIMUM SOLDER PLATE THICKNESS
SHALL BE 0.0076 (0.003).
9. EXACT SHAPE OF EACH CORNER MAY VARY
FROM DEPICTION.
-UA
9
0.15(0.006)
S
AB T-U
S
AE
Z
MILLIMETERS
DIM MIN MAX
A 13.950 14.050
B 13.950 14.050
C 1.400 1.600
D 0.170 0.270
E 1.350 1.450
F 0.170 0.230
G
0.500 BSC
H 0.050 0.150
J
0.090 0.200
K 0.500 0.700
M
12° REF
N 0.090 0.160
Q
1°
5°
R 0.150 0.250
S 15.950 16.050
V 15.950 16.050
W
0.200 REF
X
1.000 REF
S
AD
-AB-AC96X
G
SEATING
PLANE
(24X PER SIDE)
AE
0.100(0.004) AC
M°
C
R
0.25 (0.010)
E
GAUGE PLANE
D
F
J
N
H
INCHES
MIN MAX
0.549 0.553
0.549 0.553
0.055 0.063
0.007 0.011
0.053 0.057
0.007 0.009
0.020 BSC
0.002 0.006
0.004 0.008
0.020 0.028
12° REF
0.004 0.006
1°
5°
0.006 0.010
0.628 0.632
0.628 0.632
0.008 REF
0.039 REF
W
Q°
K
X
0.20(0.008) M AC T-U
S
Z
S
SECTION AE-AE
DETAIL AD
CASE 842F-01
Figure 4-2 100-pin LQPF Mechanical Information
Please see www.freescale.com for the most current case outline.
56F826 Technical Data, Rev. 14
50
Freescale Semiconductor
Thermal Design Considerations
Part 5 Design Considerations
5.1 Thermal Design Considerations
An estimation of the chip junction temperature, TJ, in °C can be obtained from the equation:
Equation 1: TJ = T A + ( P D × RθJA )
Where:
TA = ambient temperature °C
RθJA = package junction-to-ambient thermal resistance °C/W
PD = power dissipation in package
Historically, thermal resistance has been expressed as the sum of a junction-to-case thermal resistance and
a case-to-ambient thermal resistance:
Equation 2: RθJA = R θJC + R θCA
Where:
RθJA = package junction-to-ambient thermal resistance °C/W
RθJC = package junction-to-case thermal resistance °C/W
RθCA = package case-to-ambient thermal resistance °C/W
RθJC is device-related and cannot be influenced by the user. The user controls the thermal environment to
change the case-to-ambient thermal resistance, RθCA. For example, the user can change the air flow around
the device, add a heat sink, change the mounting arrangement on the Printed Circuit Board (PCB), or
otherwise change the thermal dissipation capability of the area surrounding the device on the PCB. This
model is most useful for ceramic packages with heat sinks; some 90% of the heat flow is dissipated through
the case to the heat sink and out to the ambient environment. For ceramic packages, in situations where
the heat flow is split between a path to the case and an alternate path through the PCB, analysis of the
device thermal performance may need the additional modeling capability of a system-level thermal
simulation tool.
The thermal performance of plastic packages is more dependent on the temperature of the PCB to which
the package is mounted. Again, if the estimations obtained from RθJA do not satisfactorily answer whether
the thermal performance is adequate, a system-level model may be appropriate.
Definitions:
A complicating factor is the existence of three common definitions for determining the junction-to-case
thermal resistance in plastic packages:
•
•
Measure the thermal resistance from the junction to the outside surface of the package (case) closest to the
chip mounting area when that surface has a proper heat sink. This is done to minimize temperature variation
across the surface.
Measure the thermal resistance from the junction to where the leads are attached to the case. This definition
is approximately equal to a junction-to-board thermal resistance.
56F826 Technical Data, Rev. 14
Freescale Semiconductor
51
•
Use the value obtained by the equation (TJ – TT)/PD, where TT is the temperature of the package case
determined by a thermocouple.
The thermal characterization parameter is measured per JESD51-2 specification using a 40-gauge type T
thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so
that the thermocouple junction rests on the package. A small amount of epoxy is placed over the
thermocouple junction and over about 1mm of wire extending from the junction. The thermocouple wire
is placed flat against the package case to avoid measurement errors caused by cooling effects of the
thermocouple wire.
When heat sink is used, the junction temperature is determined from a thermocouple inserted at the
interface between the case of the package and the interface material. A clearance slot or hole is normally
required in the heat sink. Minimizing the size of the clearance is important to minimize the change in
thermal performance caused by removing part of the thermal interface to the heat sink. Because of the
experimental difficulties with this technique, many engineers measure the heat sink temperature and then
back-calculate the case temperature using a separate measurement of the thermal resistance of the
interface. From this case temperature, the junction temperature is determined from the junction-to-case
thermal resistance.
5.2 Electrical Design Considerations
CAUTION
This device contains protective circuitry to guard
against damage due to high static voltage or
electrical fields. However, normal precautions are
advised to avoid application of any voltages higher
than maximum-rated voltages to this high-impedance
circuit. Reliability of operation is enhanced if unused
inputs are tied to an appropriate voltage level.
Use the following list of considerations to assure correct operation:
•
Provide a low-impedance path from the board power supply to each VDD, VDDIO, and VDDA pin on the
controller, and from the board ground to each VSS,VSSIO, and VSSA (GND) pin.
•
The minimum bypass requirement is to place 0.1μF capacitors positioned as close as possible to the package
supply pins. The recommended bypass configuration is to place one bypass capacitor on each of the
VDD/VSS pairs, including VDDA/VSSA and VDDIO/VSSIO. Ceramic and tantalum capacitors tend to provide
better performance tolerances.
Ensure that capacitor leads and associated printed circuit traces that connect to the chip VDD, VDDIO, and
VDDA and VSS, VSSIO, and VSSA (GND) pins are less than 0.5 inch per capacitor lead.
•
•
Bypass the VDD and VSS layers of the PCB with approximately 100μF, preferably with a high-grade
capacitor such as a tantalum capacitor.
56F826 Technical Data, Rev. 14
52
Freescale Semiconductor
Electrical Design Considerations
•
•
Because the controller’s output signals have fast rise and fall times, PCB trace lengths should be minimal.
Consider all device loads as well as parasitic capacitance due to PCB traces when calculating capacitance.
This is especially critical in systems with higher capacitive loads that could create higher transient currents
in the VDD and VSS circuits.
•
Take special care to minimize noise levels on the VREF, VDDA and VSSA pins.
•
•
When using Wired-OR mode on the SPI or the IRQx pins, the user must provide an external pull-up device.
Designs that utilize the TRST pin for JTAG port or OnCE module functionality (such as development or
debugging systems) should allow a means to assert TRST whenever RESET is asserted, as well as a means
to assert TRST independently of RESET. TRST must be asserted at power up for proper operation. Designs
that do not require debugging functionality, such as consumer products, TRST should be tied low.
Because the Flash memory is programmed through the JTAG/OnCE port, designers should provide an
interface to this port to allow in-circuit Flash programming.
•
56F826 Technical Data, Rev. 14
Freescale Semiconductor
53
Part 6 Ordering Information
Table 6-1 lists the pertinent information needed to place an order. Consult a Freescale Semiconductor
sales office or authorized distributor to determine availability and to order parts.
Table 6-1 56F826 Ordering Information
Part
Supply
Voltage
Package Type
Pin
Count
Ambient
Frequency
(MHz)
Order Number
56F826
3.0–3.6 V
2.25-2.75 V
Plastic Quad Flat Pack (LQFP)
100
80
DSP56F826BU80
56F826
3.0–3.6 V
2.25-2.75 V
Plastic Quad Flat Pack (LQFP)
100
80
DSP56F826BU80E *
*This package is RoHS compliant.
56F826 Technical Data, Rev. 14
54
Freescale Semiconductor
Electrical Design Considerations
56F826 Technical Data, Rev. 14
Freescale Semiconductor
55
How to Reach Us:
Home Page:
www.freescale.com
E-mail:
[email protected]
USA/Europe or Locations Not Listed:
Freescale Semiconductor
Technical Information Center, CH370
1300 N. Alma School Road
Chandler, Arizona 85224
+1-800-521-6274 or +1-480-768-2130
[email protected]
Europe, Middle East, and Africa:
Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
[email protected]
Japan:
Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064, Japan
0120 191014 or +81 3 5437 9125
[email protected]
Asia/Pacific:
Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
[email protected]
For Literature Requests Only:
Freescale Semiconductor Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
[email protected]
RoHS-compliant and/or Pb-free versions of Freescale products have the
functionality and electrical characteristics of their non-RoHS-compliant
and/or non-Pb-free counterparts. For further information, see
http://www.freescale.com or contact your Freescale sales representative.
For information on Freescale’s Environmental Products program, go to
http://www.freescale.com/epp.
Information in this document is provided solely to enable system and
software implementers to use Freescale Semiconductor products. There are
no express or implied copyright licenses granted hereunder to design or
fabricate any integrated circuits or integrated circuits based on the
information in this document.
Freescale Semiconductor reserves the right to make changes without further
notice to any products herein. Freescale Semiconductor makes no warranty,
representation or guarantee regarding the suitability of its products for any
particular purpose, nor does Freescale Semiconductor assume any liability
arising out of the application or use of any product or circuit, and specifically
disclaims any and all liability, including without limitation consequential or
incidental damages. “Typical” parameters that may be provided in Freescale
Semiconductor data sheets and/or specifications can and do vary in different
applications and actual performance may vary over time. All operating
parameters, including “Typicals”, must be validated for each customer
application by customer’s technical experts. Freescale Semiconductor does
not convey any license under its patent rights nor the rights of others.
Freescale Semiconductor products are not designed, intended, or authorized
for use as components in systems intended for surgical implant into the body,
or other applications intended to support or sustain life, or for any other
application in which the failure of the Freescale Semiconductor product could
create a situation where personal injury or death may occur. Should Buyer
purchase or use Freescale Semiconductor products for any such unintended
or unauthorized application, Buyer shall indemnify and hold Freescale
Semiconductor and its officers, employees, subsidiaries, affiliates, and
distributors harmless against all claims, costs, damages, and expenses, and
reasonable attorney fees arising out of, directly or indirectly, any claim of
personal injury or death associated with such unintended or unauthorized
use, even if such claim alleges that Freescale Semiconductor was negligent
regarding the design or manufacture of the part.
Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor,
Inc. All other product or service names are the property of their respective owners.
This product incorporates SuperFlash® technology licensed from SST.
© Freescale Semiconductor, Inc. 2005. All rights reserved.
DSP56F826
Rev. 14
01/2007