TI1 LMV712TL Low power, low noise, high output, rrio dual operational amplifier with independent shutdown Datasheet

LMV712
LMV712 Low Power, Low Noise, High Output, RRIO Dual Operational Amplifier
with Independent Shutdown
Literature Number: SNOS534G
LMV712
Low Power, Low Noise, High Output, RRIO Dual
Operational Amplifier with Independent Shutdown
General Description
Features
The LMV712 duals are high performance BiCMOS operational amplifiers intended for applications requiring Rail-toRail inputs combined with speed and low noise. They offer a
bandwidth of 5MHz and a slew rate of 5 V/µs and can handle
capacitive loads of up to 200pF without oscillation.
The LMV712 is guaranteed to operate from 2.7V to 5.5V and
offers two independent shutdown pins. This feature allows
disabling of each device separately and reduces the supply
current to less than 1µA typical. The output voltage rapidly
ramps up smoothly with no glitch as the amplifier comes out
of the shutdown mode.
The LMV712 with the shutdown feature is offered in space
saving 10-Bump micro SMD and 10-Pin Leadless Leadframe
Package (LLP) packages. It is also offered in 10-Pin MSOP
package. These packages are designed to meet the demands
of small size, low power, and low cost required by cellular
phones and similar battery operated portable electronics.
(Typical Unless Otherwise Noted)
■ 5MHz GBP
■ Slew rate 5V/µs
■ Low noise 20nV/√Hz
■ Supply current 1.22mA/channel
■ VOS< 3mV max
■ Guaranteed 2.7V and 5V specifications
■ Rail-to-Rail inputs and outputs
■ Unity gain stable
■ Small package: 10-Pin LLP, 10-Pin MSOP and 10-Bump
micro SMD
■ 1.5µA shutdown ICC
■ 2.2µs turn on
Applications
■
■
■
■
■
■
Power amplifier control loop
Cellular phones
Portable equipment
Wireless LAN
Radio systems
Cordless phones
Typical Application Circuit
10137034
P.A. Control Loop
© 2010 National Semiconductor Corporation
101370
www.national.com
LMV712 Low Power, Low Noise, High Output, RRIO Dual Operational Amplifier with Independent
Shutdown
March 5, 2010
LMV712
Soldering specification for LLP SnPb:
Infrared or Convection (20sec)
Soldering specification for all other packages:
see product folder at www.national.com and
www.national.com/ms/MS/MS-SOLDERING.pdf
Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
ESD Tolerance (Note 2)
Human Body Model
1.5kV
Machine Model
150V
Differential Input Voltage
±Supply Voltage
Voltage at Input/Output Pin
(V+) +0.4V to (V−) −0.4V
Supply Voltage (V+ - V−)
6V
Output Short Circuit V+
(Note 3)
Output Short Circuit V−
(Note 3)
Current at Input Pin
±10mA
Current at Output Pin
±50mA
Storage Temp Range
−65°C to 150°C
Junction Temperature TJMAX (Note 4)
150°C
235°C
Recommended Operating
Conditions (Note 1)
Supply Voltage
Temperature Range
2.7V to 5.5V
−40°C ≤ TJ ≤ 85°C
Thermal Resistance
10-Pin MSOP
10-Pin LLP
10-Bump micro SMD
235°C/W
53.4°C/W
196°C/W
2.7V Electrical Characteristics
Unless otherwise specified, all limits guaranteed for V+ = 2.7V, V − = 0V,
VCM = 1.35V and TA = 25°C and RL > 1MΩ. Boldface limits apply at the temperature extremes.
Symbol
Parameter
VOS
Input Offset Voltage
IB
Input Bias Current
CMRR
Common Mode Rejection Ratio
PSRR
CMVR
Power Supply Rejection Ratio
Common Mode Voltage Range
Condition
VCM = 0.85V and
VCM = 1.85V
Output Short Circuit Current
Typ
(Note 5)
Max
(Note 6)
MSOP
LLP
0.4
3
3.2
μSMD
3
7
9
5.5
115
130
0V ≤ VCM ≤ 2.7V
50
45
75
2.7V ≤ V+ ≤ 5V,
VCM = 0.85V
70
68
90
2.7V ≤ V+ ≤ 5V,
VCM = 1.85V
70
68
90
For CMRR ≥ 50dB
Sourcing
ISC
Min
(Note 6)
VO = 0V
Sinking
VO = 2.7V
RL = 10kΩ to 1.35V
−0.3
2.9
3
15
12
25
25
22
50
2.62
2.60
2.68
0.01
VO
Output Swing
RL = 600Ω to 1.35V
VO(SD)
Output Voltage in Shutdown
On Mode
IS
Supply Current per Channel
Shutdown Mode
www.national.com
2
2.52
2.50
Units
mV
pA
dB
dB
dB
−0.2
V
mA
mA
V
0.12
0.15
2.55
V
V
0.05
0.23
0.30
V
10
200
mV
1.22
1.7
1.9
mA
0.12
1.5
2.0
uA
Parameter
Condition
Min
(Note 6)
Typ
(Note 5)
Max
(Note 6)
Units
80
76
115
dB
80
76
113
dB
80
76
97
dB
80
76
100
dB
2.4 to 2.7
2.0 to 2.7
V
0 to 0.8
0 to 1
V
5
MHz
5
V/µs
60
Deg
Sourcing
RL = 10kΩ
VO = 1.35V to 2.3V
Sinking
RL = 10kΩ
AVOL
Large Signal Voltage Gain
VO = 0.4V to 1.35V
Sourcing
RL = 600Ω
VO = 1.35V to 2.2V
Sinking
RL = 600Ω
VO = 0.5V to 1.35V
VSD
Shutdown Pin Voltage Range
GBWP
Gain-Bandwidth Product
SR
Slew Rate
φm
Phase Margin
en
Input Referred Voltage Noise
On Mode
Shutdown Mode
(Note 7)
f = 1kHz
20
2.2
Turn-On Time from Shutdown
TON
Turn-On Time from Shutdown
nV/
4
4.6
μs
6
8
micro SMD
μs
5V Electrical Characteristics
Unless otherwise specified, all limits guaranteed for V+ = 5V, V − = 0V, VCM = 2.5V and TA = 25°C and RL > 1MΩ. Boldface limits
apply at the temperature extremes.
Symbol
Parameter
VOS
Input Offset Voltage
IB
Input Bias Current
CMRR
Common Mode Rejection Ratio
PSRR
CMVR
Power Supply Rejection Ratio
Common Mode Voltage Range
Condition
VCM = 0.85V and
VCM = 1.85V
Output Short Circuit Current
Typ
(Note 5)
Max
(Note 6)
MSOP
LLP
0.4
3
3.2
μSMD
3
7
9
5.5
115
130
0V ≤ VCM ≤ 5V
50
45
80
2.7V ≤ V+ ≤ 5V,
VCM = 0.85V
70
68
90
2.7V ≤ V+ ≤ 5V,
VCM = 1.85V
70
68
90
For CMRR ≥ 50dB
Sourcing
ISC
Min
(Note 6)
VO = 0V
Sinking
VO = 5V
3
−0.3
5.2
5.3
20
18
35
25
21
50
Units
mV
pA
dB
dB
dB
−0.2
V
V
mA
mA
www.national.com
LMV712
Symbol
LMV712
Symbol
Parameter
Condition
RL = 10kΩ to 2.5V
Min
(Note 6)
Typ
(Note 5)
4.92
4.90
4.98
0.01
VO
Output Swing
RL = 600Ω to 2.5V
VO(SD)
4.82
4.80
Output Voltage in Shutdown
On Mode
IS
Supply Current per Channel
Shutdown Mode
Max
(Note 6)
Units
V
0.12
0.15
4.85
V
V
0.05
0.23
0.30
V
10
200
mV
1.17
1.7
1.9
mA
0.12
1.5
2.0
uA
Sourcing
RL = 10kΩ
80
76
130
dB
80
76
130
dB
80
76
110
dB
80
76
107
dB
On Mode
4.5 to 5
3.5 to 5
V
Shutdown Mode
0 to 0.8
0 to 1.5
V
5
MHz
5
V/µs
60
Deg
VO = 2.5V to 4.6V
Sinking
RL = 10kΩ
AVOL
Large Signal Voltage Gain
VO = 0.4V to 2.5V
Sourcing
RL = 600Ω
VO = 2.5V to 4.6V
Sinking
RL = 600Ω
VO = 0.4V to 2.5V
VSD
Shutdown Pin Voltage Range
GBWP
Gain-Bandwidth Product
SR
Slew Rate
φm
Phase Margin
en
Input Referred Voltage Noise
(Note 7)
f = 1kHz
20
1.6
Turn-On Time for Shutdown
TON
Turn-On Time for Shutdown
nV/
4
4.6
6
8
micro SMD
μs
μs
Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is
intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.
Note 2: Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC)
Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).
Note 3: Shorting circuit output to either V+ or V− will adversely affect reliability.
Note 4: The maximum power dissipation is a function of TJ(MAX), θJA. The maximum allowable power dissipation at any ambient temperature is
PD = (TJ(MAX) – TA)/ θJA. All numbers apply for packages soldered directly onto a PC Board.
Note 5: Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will
also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.
Note 6: All limits are guaranteed by testing or statistical analysis.
Note 7: Number specified is the slower of the positive and negative slew rates.
www.national.com
4
Unless otherwise specified, VS = +5V, single supply, TA = 25°C.
Supply Current Per Channel vs. Supply Voltage
Supply Current vs. Supply Voltage (Shutdown)
10137001
10137002
VOS vs. VCM
IB vs. VCM Over Temp
10137003
10137005
Output Positive Swing vs. Supply Voltage, RL = 600Ω
Output Negative Swing vs. Supply Voltage, RL = 600Ω
10137006
10137007
5
www.national.com
LMV712
Typical Performance Characteristics
LMV712
Sourcing Current vs. Output Voltage, VS = 2.7V
Sourcing Current vs. Output Voltage, VS = 5V
10137008
10137010
Sinking Current vs. Output Voltage, VS = 2.7V
Sinking Current vs. Output Voltage, VS = 5V
10137009
10137011
PSRR vs. Frequency VS = 2.7V
PSRR vs. Frequency VS = 5V
10137018
www.national.com
10137019
6
LMV712
CMRR vs. Frequency
CMRR vs. Frequency
10137016
10137017
Open Loop Frequency Response vs. RL
Open Loop Frequency Response vs. RL
10137012
10137014
Open Loop Frequency Response vs. CL
Open Loop Frequency Response vs. CL
10137013
10137015
7
www.national.com
LMV712
Voltage Noise vs. Frequency
Voltage Noise vs. Frequency
10137020
10137021
Non-Inverting Large Signal Pulse Response, VS = 2.7V
Non-Inverting Large Signal Pulse Response, VS = 5V
10137022
10137024
Non-Inverting Small Signal Pulse Response, VS = 2.7V
Non-Inverting Small Signal Pulse Response, VS = 5V
10137023
www.national.com
10137025
8
Inverting Large Signal Pulse Response, VS = 5V
10137026
10137028
Inverting Small Signal Pulse Response, VS = 2.7V
Inverting Small Signal Pulse Response VS = 5V
10137027
10137029
Turn on Time Response VS = 5V
Input Common Mode Capacitance vs. VCM VS = 5V
10137030
10137004
9
www.national.com
LMV712
Inverting Large Signal Pulse Response, VS = 2.7V
LMV712
Application Information
THEORY OF OPERATION
The LMV712 dual op amp is derived from the LMV711 single
op amp. Figure 1 contains a simplified schematic of one channel of the LMV712.
10137031
FIGURE 1.
Rail-to-Rail input is achieved by using in parallel, one NMOS
differential pair (MN1 and MN2) and one PMOS differential
pair (MP1 and MP2). When the common mode input voltage
(VCM) is near V+, the NMOS pair is on and the PMOS pair is
off. When VCM is near V−, the NMOS pair is off and the PMOS
pair is on. When VCM is between V+ and V−, internal logic decides how much current each differential pair will get. This
special logic ensures stable and low distortion amplifier operation within the entire common mode voltage range.
Because both input stages have their own offset voltage
(VOS) characteristic, the offset voltage of the LMV712 becomes a function of VCM. VOS has a crossover point at 1.4V
above V−. Refer to the "VOS vs. VCM" curve in the Typical Performance Characteristics section. Caution should be taken in
situations where input signal amplitude is comparable to
VOS value and/or the design requires high accuracy. In these
situations, it is necessary for the input signal to avoid the
crossover point.
The current coming out of the input differential pairs gets mirrored through two folded cascode stages (Q1, Q2, Q3, Q4)
into the "class AB control" block. This circuitry generates voltage gain, defines the op amp's dominant pole and limits the
maximum current flowing at the output stage. MN3 introduces
a voltage level shift and acts as a high impedance to low
impedance buffer.
The output stage is composed of a PMOS and a NPN transistor in a common source/emitter configuration, delivering a
rail-to-rail output excursion.
The MN4 transistor ensures that the LMV712 output remains
near V− when the amplifier is in shutdown mode.
www.national.com
SHUTDOWN PIN
The LMV712 offers independent shutdown pins for the dual
amplifiers. When the shutdown pin is tied low, the respective
amplifier shuts down and the supply current is reduced to less
than 1µA. In shutdown mode, the amplifier's output level stays
at V−. In a 2.7V operation, when a voltage between 1.5V to
2.7V is applied to the shutdown pin, the amplifier is enabled.
As the amplifier is coming out of the shutdown mode, the output waveform ramps up without any glitch. This is demonstrated in Figure 2.
10137030
FIGURE 2.
10
PRINTED CIRCUIT BOARD CONSIDERATION
To properly bypass the power supply, several locations on a
printed circuit board need to be considered. A 6.8µF or greater
tantalum capacitor should be placed at the point where the
power supply for the amplifier is introduced onto the board.
Another 0.1µF ceramic capacitor should be placed as close
as possible to the power supply pin of the amplifier. If the amplifier is operated in a single power supply, only the V+ pin
needs to be bypassed with a 0.1µF capacitor. If the amplifier
is operated in a dual power supply, both V+ and V− pins need
to be bypassed.
It is good practice to use a ground plane on a printed circuit
board to provide all components with a low inductive ground
connection.
Surface mount components in 0805 size or smaller are recommended in the LMV712 application circuits. Designers can
take advantage of the micro SMD, MSOP and LLP miniature
sizes to condense board layout in order to save space and
reduce stray capacitance.
10137033
CAPACITIVE LOAD TOLERANCE
The LMV712 can directly drive 200pF in unity-gain without
oscillation. The unity-gain follower is the most sensitive configuration to capacitive loading. Direct capacitive loading reduces the phase margin of amplifiers. The combination of the
amplifier's output impedance and the capacitive load induces
phase lag. This results in either an under-damped pulse response or oscillation. To drive a heavier capacitive load,
Figure 3 can be used.
FIGURE 4.
LATCHUP
CMOS devices tend to be susceptible to latchup due to their
internal parasitic SCR (silicon controlled rectifier) effects. The
input and output pins look similar to the gate of the SCR.
There is a minimum current required to trigger the SCR gate
lead. The LMV712 is designed to withstand 150mA surge
current on all the pins. Some resistive method should be used
to isolate any capacitance from supplying excess current to
the pins. In addition, like an SCR, there is a minimum holding
current for any latchup mode. Limiting current to the supply
pins will also inhibit latchup susceptibility.
10137032
FIGURE 3.
11
www.national.com
LMV712
In Figure 3, the isolation resistor RISO and the load capacitor
CL form a pole to increase stability by adding more phase
margin to the overall system. The desired performance depends on the value of RISO. The bigger the RISO resistor value,
the more stable VOUT will be. But the DC accuracy is degraded
when the RISO gets bigger. If there were a load resistor in
Figure 3, the output voltage would be divided by RISO and the
load resistor.
The circuit in Figure 4 is an improvement to the one in Figure
3 because it provides DC accuracy as well as AC stability. In
this circuit, RF provides the DC accuracy by using feed-forward techniques to connect VIN to RL. CF and RISO serve to
counteract the loss of phase margin by feeding the high frequency component of the output signal back to the amplifier's
inverting input, thereby preserving phase margin in the overall
feedback loop. Increased capacitive drive is possible by increasing the value of CF. This in turn will slow down the pulse
response.
A glitch-free output waveform is highly desirable in many applications, one of which is power amplifier control loops. In
this application, the LMV712 is used to drive the power
amplifier's power control. If the LMV712 did not have a
smooth output ramp during turn on, it would directly cause the
power amplifier to produce a glitch at its output. This adversely affects the performance of the system.
To enable the amplifier, the shutdown pin must be pulled high.
It should not be left floating in the event that any leakage current may inadvertently turn off the amplifier.
LMV712
Connection Diagrams
10-Pin MSOP (Top View)
10-Pin LLP (Top View)
10137036
10137040
*Connect thermal pad to V- or leave floating
10-Bump micro SMD (Top View)
10-Bump micro SMD (Bottom View)
10137038
10137037
Ordering Information
Package
10-Pin MSOP
10-Pin LLP
10-Bump micro SMD
(NOPB)
www.national.com
Part Number
LMV712MM
LMV712MMX
LMV712LD
LMV712LDX
LMV712TL
LMV712TLX
Package Marking
Transport Media
1k Units Tape and Reel
A61
3.5k Units Tape and Reel
1k Units Tape and Reel
A62
4.5k Units Tape and Reel
250 Units Tape and Reel
AU2A
3k Units Tape and Reel
12
NSC Drawing
MUB10A
LDA10A
TLP10BBA
0.600mm thick
LMV712
Physical Dimensions inches (millimeters) unless otherwise noted
10-Pin MSOP
NS Package Number MUB10A
10-Pin LLP
NS Package Number LDA10A
13
www.national.com
LMV712
NOTES: UNLESS OTHERWISE SPECIFIED
1. EPOXY COATING
2. FOR SOLDER BUMP COMPOSITION. SEE ”SOLDER INFORMATION” IN THE PACKAGING SECTION OF THE NATIONAL SEMICONDUCTOR WEB PAGE
(www.national.com)
3. RECOMMEND NON-SOLDER MASK DEFINED LANDING PAD.
4. PIN A1 IS ESTABLISHED BY LOWER LEFT CORNER WITH RESPECT TO TEXT ORIENTATION.
5. XXX IN DRAWING NUMBER REPRESENTS PACKAGE SIZE VARIATION WHERE X1 IS PACKAGE WIDTH, X2 IS PACKAGE LENGTH AND X3 IS PACKAGE HEIGHT.
6. REFERENCE JEDEC REGISTRATION MO-211, VARIATION BD.
10-Bump micro SMD
NS Package Number TLP10BBA
X1 = 1.539 ±0.030mm
X2 = 2.022 ±0.030mm
X3 = 0.600 ±0.075mm
www.national.com
14
LMV712
Notes
15
www.national.com
LMV712 Low Power, Low Noise, High Output, RRIO Dual Operational Amplifier with Independent
Shutdown
Notes
For more National Semiconductor product information and proven design tools, visit the following Web sites at:
www.national.com
Products
Design Support
Amplifiers
www.national.com/amplifiers
WEBENCH® Tools
www.national.com/webench
Audio
www.national.com/audio
App Notes
www.national.com/appnotes
Clock and Timing
www.national.com/timing
Reference Designs
www.national.com/refdesigns
Data Converters
www.national.com/adc
Samples
www.national.com/samples
Interface
www.national.com/interface
Eval Boards
www.national.com/evalboards
LVDS
www.national.com/lvds
Packaging
www.national.com/packaging
Power Management
www.national.com/power
Green Compliance
www.national.com/quality/green
Switching Regulators
www.national.com/switchers
Distributors
www.national.com/contacts
LDOs
www.national.com/ldo
Quality and Reliability
www.national.com/quality
LED Lighting
www.national.com/led
Feedback/Support
www.national.com/feedback
Voltage References
www.national.com/vref
Design Made Easy
www.national.com/easy
www.national.com/powerwise
Applications & Markets
www.national.com/solutions
Mil/Aero
www.national.com/milaero
PowerWise® Solutions
Serial Digital Interface (SDI) www.national.com/sdi
Temperature Sensors
www.national.com/tempsensors SolarMagic™
www.national.com/solarmagic
PLL/VCO
www.national.com/wireless
www.national.com/training
PowerWise® Design
University
THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION
(“NATIONAL”) PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY
OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO
SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS,
IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS
DOCUMENT.
TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT
NATIONAL’S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL
PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR
APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND
APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE
NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.
EXCEPT AS PROVIDED IN NATIONAL’S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO
LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE
AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR
PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY
RIGHT.
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR
SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL
COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:
Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and
whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected
to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform
can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.
National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other
brand or product names may be trademarks or registered trademarks of their respective holders.
Copyright© 2010 National Semiconductor Corporation
For the most current product information visit us at www.national.com
National Semiconductor
Americas Technical
Support Center
Email: [email protected]
Tel: 1-800-272-9959
www.national.com
National Semiconductor Europe
Technical Support Center
Email: [email protected]
National Semiconductor Asia
Pacific Technical Support Center
Email: [email protected]
National Semiconductor Japan
Technical Support Center
Email: [email protected]
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,
and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are
sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard
warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where
mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and
applications using TI components. To minimize the risks associated with customer products and applications, customers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,
or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual
property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied
by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive
business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional
restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all
express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not
responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably
be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing
such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and
acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products
and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be
provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in
such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at
the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are
designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated
products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:
Products
Applications
Audio
www.ti.com/audio
Communications and Telecom www.ti.com/communications
Amplifiers
amplifier.ti.com
Computers and Peripherals
www.ti.com/computers
Data Converters
dataconverter.ti.com
Consumer Electronics
www.ti.com/consumer-apps
DLP® Products
www.dlp.com
Energy and Lighting
www.ti.com/energy
DSP
dsp.ti.com
Industrial
www.ti.com/industrial
Clocks and Timers
www.ti.com/clocks
Medical
www.ti.com/medical
Interface
interface.ti.com
Security
www.ti.com/security
Logic
logic.ti.com
Space, Avionics and Defense
www.ti.com/space-avionics-defense
Power Mgmt
power.ti.com
Transportation and Automotive www.ti.com/automotive
Microcontrollers
microcontroller.ti.com
Video and Imaging
RFID
www.ti-rfid.com
OMAP Mobile Processors
www.ti.com/omap
Wireless Connectivity
www.ti.com/wirelessconnectivity
TI E2E Community Home Page
www.ti.com/video
e2e.ti.com
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2011, Texas Instruments Incorporated
Similar pages