HD74HC1G14 Inverter with Schmitt–trigger Input REJ03D0186–0600Z (Previous ADE-205-299D (Z)) Rev.6.00 Jan.27.2004 Description The HD74HC1G14 is high-speed CMOS Schmitt–trigger inverter using silicon gate CMOS process. With CMOS low power dissipation, it provides high-speed equivalent to LS–TTL series. The internal circuit of three stages construction with buffer provides wide noise margin and stable output. Features • The basic gate function is lined up as Renesas uni logic series. • Supplied on emboss taping for high-speed automatic mounting. • Electrical characteristics equivalent to the HD74HC14 Supply voltage range : 2 to 6 V Operating temperature range : –40 to +85°C • |IOH| = IOL = 2 mA (min) • Ordering Information Part Name Package Type Package Code Package Abbreviation Taping Abbreviation (Quantity) HD74HC1G14CME CMPAK-5 pin CMPAK-5V CM E (3,000 pcs/reel) Rev.6.00, Jan.27.2004, page 1 of 7 HD74HC1G14 Outline and Article Indication • HD74HC1G14 Index band Marking H = Control code CMPAK–5 Function Table Input A Output Y H L L H H : High level L : Low level Pin Arrangement NC 1 IN A 2 GND 3 (Top view) Rev.6.00, Jan.27.2004, page 2 of 7 A 5 VCC 4 OUT Y HD74HC1G14 Absolute Maximum Ratings Item Symbol Ratings Unit VCC –0.5 to 7.0 V VI –0.5 to VCC + 0.5 V VO –0.5 to VCC + 0.5 V Output : H or L Input clamp current IIK ±20 mA VI < 0 or VI > VCC Output clamp current IOK ±20 mA VO < 0 or VO >VCC Continuous output current IO ±25 mA VO = 0 to VCC Continuous current through ICC or IGND VCC or GND ±25 mA Maximum power dissipation PT *3 at Ta = 25°C (in still air) 200 mW Storage temperature –65 to 150 °C Supply voltage range Input voltage range *1 Output voltage range Notes: *1, 2 Tstg Test Conditions The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of which may be realized at the same time. 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed. 2. This value is limited to 5.5 V maximum. 3. The maximum package power dissipation was calculated using a junction temperature of 150°C. Recommended Operating Conditions Item Symbol Min Max Unit Supply voltage range VCC 2 6 V Input voltage range VI 0 VCC V Output voltage range VO 0 VCC V Output current IOL — 2.0 mA — 2.6 — –2.0 — –2.6 –40 85 IOH Operating temperature Ta Note: Unused or floating inputs must be held high or low. Rev.6.00, Jan.27.2004, page 3 of 7 Test Conditions VCC = 4.5 V VCC = 6.0 V mA VCC = 4.5 V VCC = 6.0 V °C HD74HC1G14 Electrical Characteristics VCC Item Threshold voltage Symbol (V) VT VT + – ∆VT Output voltage VOH VOL Ta = 25°C Ta = –40 to 85°C Min Typ Max Min Max Unit Test Conditions 2.0 1.0 1.29 1.5 1.0 1.5 V 4.5 2.3 2.73 3.15 2.3 3.15 6.0 3.0 3.56 4.2 3.0 4.2 2.0 0.3 0.70 0.9 0.3 0.9 4.5 1.13 1.66 2.0 1.13 2.0 6.0 1.5 2.24 2.6 1.5 2.6 2.0 0.3 0.59 1.0 0.3 1.0 4.5 0.6 1.08 1.4 0.6 1.4 6.0 0.8 1.31 1.7 0.8 1.7 2.0 1.9 2.0 — 1.9 — 4.5 4.4 4.5 — 4.4 — 6.0 5.9 6.0 — 5.9 — 4.5 4.18 4.31 — 4.13 — 6.0 5.68 5.80 — 5.63 — 2.0 — 0.0 0.1 — 0.1 4.5 — 0.0 0.1 — 0.1 6.0 — 0.0 0.1 — 0.1 4.5 — 0.17 0.26 — 0.33 IOL = 2 mA 6.0 — 0.18 0.26 — 0.33 IOL = 2.6 mA V VIN = VIL IOH = –20 µA IOH = –2 mA IOH = –2.6 mA VIN = VIH IOL = 20 µA Input current IIN 6.0 — — ±0.1 — ±1.0 µA VIN = VCC or GND Operating current ICC 6.0 — — 1.0 — 10.0 µA VIN = VCC or GND Rev.6.00, Jan.27.2004, page 4 of 7 HD74HC1G14 Switching Characteristics Ta = 25°C Item Symbol Min Typ Max Unit Test Conditions Output rise / fall time tTLH tTHL — 5 8 ns Test circuit Propagation delay time tPLH tPHL — 10 21 ns Test circuit (CL = 15 pF, tr = tf = 6 ns, VCC = 5 V) VCC Ta = 25°C Ta = –40 to 85°C Item Symbol (V) Min Typ Max Min Max Unit Test Conditions Output rise / fall time tTLH 2.0 — 50 125 — 145 ns Test circuit tTHL 4.5 — 14 25 — 30 6.0 — 12 21 — 24 tPLH 2.0 — 48 100 — 125 ns Test circuit tPHL 4.5 — 12 20 — 25 Propagation delay time 6.0 — 9 17 — 21 Input capacitance CIN — — 2.5 5 — 5 pF Equivalent capacitance CPD — — 10 — — — pF (CL = 50 pF, tr = tf = 6 ns) Note: CPD is equivalent capacitance inside of the IC calculated from the operating current without load (see test circuit). The average operating current without load is calculated according to the expression below. ICC (opr) = CPD • VCC • fIN + ICC Rev.6.00, Jan.27.2004, page 5 of 7 HD74HC1G14 Test Circuit VCC Output Input Pulse generator 50 Ω CL Note: 1. C L includes probe and jig capacitance. • Waveforms t r = 6 ns t f = 6 ns 90% Input VCC 90% 50% 50% 10% 10% GND t TLH t THL 90% 90% 50% Output 50% 10% t PHL Rev.6.00, Jan.27.2004, page 6 of 7 VOH 10% t PLH VOL HD74HC1G14 Package Dimensions (0.65) 1.25 ± 0.1 (0.65) 0 – 0.1 (0.2) 2.0 ± 0.2 0.9 ± 0.1 (0.425) 5 – 0.2 ± 0.05 + 0.1 0.15– 0.05 2.1 ± 0.3 1.3 ± 0.2 (0.425) Unit: mm Package Code JEDEC JEITA Mass (reference value) Rev.6.00, Jan.27.2004, page 7 of 7 CMPAK–5V — Conforms 0.006 g Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap. Notes regarding these materials 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party. 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com). 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein. http://www.renesas.com RENESAS SALES OFFICES Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501 Renesas Technology Europe Limited. Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900 Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11 Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836 Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999 Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952 Renesas Technology Singapore Pte. Ltd. 1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001 © 2004. Renesas Technology Corp., All rights reserved. Printed in Japan. Colophon .1.0