ON NCV6323 3 mhz, 2 a synchronous buck converter Datasheet

NCP6323, NCV6323
3 MHz, 2 A Synchronous
Buck Converter
High Efficiency, Low Ripple, Adjustable
Output Voltage
The NCP/NCV6323 is a synchronous buck converter which is
optimized to supply different sub systems of portable applications
powered by one cell Li−ion or three cell Alkaline/NiCd/NiMH
batteries. The devices are able to deliver up to 2 A on an external
adjustable voltage. Operation with 3 MHz switching frequency allows
employing small size inductor and capacitors. Input supply voltage
feedforward control is employed to deal with wide input voltage
range. Synchronous rectification offer improved system efficiency.
The NCP/NCV6323 is in a space saving, low profile 2.0 x 2.0 x
0.75 mm WDFN−8 package.
www.onsemi.com
MARKING
DIAGRAMS
1
Features
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
2.5 V to 5.5 V Input Voltage Range
External Adjustable Voltage
Up to 2 A Output Current
3 MHz Switching Frequency
Synchronous Rectification
Enable Input
Power Good Output Option
Soft Start
Over Current Protection
Active Discharge When Disabled
Thermal Shutdown Protection
WDFN−8, 2 x 2 mm, 0.5 mm Pitch Package
Maximum 0.8 mm Height for Super Thin Applications
NCV Prefix for Automotive and Other Applications Requiring
Unique Site and Control Change Requirements; AEC−Q100
Qualified and PPAP Capable
This is a Pb−Free Device
October, 2015 − Rev. 4
1
NN MG
G
WDFN8
(NCP6323)
CASE 511BE
23/NN = Specific Device Code
M = Date Code
G
= Pb−Free Package
(Note: Microdot may be in either location)
PINOUT
PGND
1
SW
2
8
PVIN
7
AVIN
9
AGND
3
6
PG
FB
4
5
EN
(Top View)
Cellular Phones, Smart Phones, and PDAs
Portable Media Players
Digital Still Cameras
Wireless and DSL Modems
USB Powered Devices
Point of Load
Game and Entertainment System
© Semiconductor Components Industries, LLC, 2015
23 MG
G
1
Typical Applications
•
•
•
•
•
•
•
1
WDFN8
(NCV6323)
CASE 511BT
ORDERING INFORMATION
See detailed ordering, marking and shipping information on
page 2 of this data sheet.
1
Publication Order Number:
NCV6323/D
NCP6323, NCV6323
NCP/NCV6323
1uH
Vo = 0.6V to Vin
Cout
10uF
R1
Cfb
PGND
PVIN
SW
AVIN
AGND
PG
FB
EN
Vin = 2.5 V to 5.5 V
Cin
10uF
Rpg
1M
Power Good
Enable
R2
(a) Power Good Output Option (NCP/NCV6323)
Figure 1. Typical Application Circuit
PIN DESCRIPTION
Pin
Name
Type
Description
1
PGND
Power
Ground
Power Ground for power, analog blocks. Must be connected to the system ground.
2
SW
Power
Output
Switch Power pin connects power transistors to one end of the inductor.
3
AGND
Analog
Ground
Analog Ground analog and digital blocks. Must be connected to the system ground.
4
FB
Analog
Input
Feedback Voltage from the buck converter output. This is the input to the error amplifier. This pin
is connected to the resistor divider network between the output and AGND.
5
EN
Digital
Input
Enable of the IC. High level at this pin enables the device. Low level at this pin disables the device.
6
PG
Digital
Output
It is open drain output. Low level at this pin indicates the device is not in power good, while high
impedance at this pin indicates the device is in power good.
7
AVIN
Analog
Input
Analog Supply. This pin is the analog and the digital supply of the device. An optional 1 mF or larger ceramic capacitor bypasses this input to the ground. This capacitor should be placed as close
as possible to this input.
8
PVIN
Power
Input
Power Supply Input. This pin is the power supply of the device. A 10 mF or larger ceramic capacitor must bypass this input to the ground. This capacitor should be placed as close a possible to
this input.
9
PAD
Exposed
Pad
Exposed Pad. Must be soldered to system ground to achieve power dissipation performances.
This pin is internally unconnected
ORDERING INFORMATION
Marking
Package
Shipping†
NCP6323DMTAATBG
NN
WDFN8
(Pb−Free)
3000 / Tape & Reel
NCV6323BMTAATBG
23
WDFN8
(Pb−Free)
3000 / Tape & Reel
Device
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
www.onsemi.com
2
NCP6323, NCV6323
L
Vin
Cin
PVIN
8
SW
2
Vo
1uH
Cout
10uF
10uF
AVIN
7
PWM
Control
UVLO
PGND
1
Cfb
R1
Enable
EN
5
Rpg
1M
Power Good
PG
6
PG
Logic Control
&
Current Limit
&
Thermal
Shutdown
FB
4
Error
Amp
R2
AGND
3
Reference
Voltage
Figure 2. Functional Block Diagram
MAXIMUM RATINGS
Value
Rating
Input Supply Voltage to GND
Switch Node to GND
EN, PG to GND
FB to GND
Symbol
Min
Max
Unit
VPVIN, VAVIN
−0.3
7.0
V
VSW
−0.3
7.0
V
VEN, VPG
−0.3
7.0
V
VFB
−0.3
7.0
V
Human Body Model (HBM) ESD Rating are (Note 1)
ESD HBM
2000
V
Machine Model (MM) ESD Rating (Note 1)
ESD MM
200
V
Latchup Current (Note 2)
ILU
−100
100
mA
Operating Junction Temperature Range (Note 3)
TJ
−40
125
°C
TA
−40
−40
85
125
°C
Storage Temperature Range
TSTG
−55
150
°C
Thermal Resistance Junction−to−Top Case (Note 4)
RqJC
12
°C/W
Thermal Resistance Junction−to−Board (Note 4)
RqJB
30
°C/W
Thermal Resistance Junction−to−Ambient (Note 4)
RqJA
62
°C/W
PD
1.6
W
MSL
1
−
Operating Ambient Temperature Range
NCP6323
NCV6323
Power Dissipation (Note 5)
Moisture Sensitivity Level (Note 6)
Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality
should not be assumed, damage may occur and reliability may be affected.
1. This device series contains ESD protection and passes the following tests:
Human Body Model (HBM) ±2.0 kV per JEDEC standard: JESD22−A114.
Machine Model (MM) ±200 V per JEDEC standard: JESD22−A115.
2. Latchup Current per JEDEC standard: JESD78 Class II.
3. The thermal shutdown set to 150°C (typical) avoids potential irreversible damage on the device due to power dissipation.
4. The thermal resistance values are dependent of the PCB heat dissipation. The board used to drive this data was an 80x50 mm NCP6324EVB
board. It is a multilayer board with 1 ounce internal power and ground planes and 2−1 ounce copper traces on top and bottom of the board.
If the copper traces of top and bottom are 1 ounce too, RqJC = 11°C/W, RqJB = 30°C/W, and RqJA = 72°C/W.
5. The maximum power dissipation (PD) is dependent on input voltage, maximum output current and external components selected.
6. Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J−STD−020A.
www.onsemi.com
3
NCP6323, NCV6323
ELECTRICAL CHARACTERISTICS (VIN = 3.6 V, VOUT = 1.8 V, L = 1 mH, C = 10 mF, typical values are referenced to TJ = 25°C, Min
and Max values are referenced to TJ up to 125°C, unless other noted.)
Symbol
Characteristics
Test Conditions
Min
Typ
Max
Unit
(Note 7)
2.5
−
5.5
V
EN high, no load, Forced PWM Mode
−
5.7
−
mA
EN low (Note 9 for NCP6323)
−
−
1
mA
(Note 8)
0.6
−
VIN
V
SUPPLY VOLTAGE
VIN
Input Voltage VIN Range
SUPPLY CURRENT
IQ
VIN Quiescent Supply Current
ISD
VIN Shutdown Current
OUTPUT VOLTAGE
VOUT
VFB
DMAX
Output Voltage Range
FB Voltage
PWM Mode
594
600
606
mV
FB Voltage in Load Regulation
VIN = 3.6 V, IOUT from 200 mA to IOUTMAX,
PWM mode (Note 8)
−
−0.5
−
%/A
FB Voltage in Line Regulation
IOUT = 200 mA, VIN from MAX (VNOM +
0.5 V, 2.3 V) to 5.5 V, PWM mode (Note 8)
−
0
−
%/V
(Note 8)
−
100
−
%
(Note 8)
2.0
−
−
A
2.3
2.8
3.3
A
Maximum Duty Cycle
OUTPUT CURRENT
IOUTMAX
Output Current Capability
ILIMP
Output Peak Current Limit P−Channel
ILIMN
Output Peak Current Limit N−Channel
0.9
A
VOLTAGE MONITOR
VINUV−
VIN UVLO Falling Threshold
VINHYS
VIN UVLO Hysteresis
VPGL
Power Good Low Threshold
−
−
2.4
V
60
140
200
mV
VOUT falls down to cross the threshold
(percentage of FB voltage)
87
90
92
%
VOUT rises up to cross the threshold
(percentage of Power Good Low Threshold
(VPGL) voltage)
0
5
7
%
VPGHYS
Power Good Hysteresis
TdPGH1
Power Good High Delay in Start Up
From EN rising edge to PG going high.
−
1.15
−
ms
TdPGL1
Power Good Low Delay in Shut Down
From EN falling edge to PG going low.
(Note 8)
−
8
−
ms
TdPGH
Power Good High Delay in Regulation
From VFB going higher than 95% nominal
level to PG going high.
Not for the first time in start up. (Note 8)
−
5
−
ms
TdPGL
Power Good Low Delay in Regulation
From VFB going lower than 90% nominal
level to PG going low. (Note 8)
−
8
−
ms
VPG_L
Power Good Pin Low Voltage
Voltage at PG pin with 5 mA sink current
−
−
0.3
V
PG_LK
Power Good Pin Leakage Current
3.6 V at PG pin when power good valid
−
−
100
nA
INTEGRATED MOSFETs
RON_H
High−Side MOSFET ON Resistance
VIN = 3.6 V (Note 9 for NCP6323)
VIN = 5 V (Note 9 for NCP6323)
−
160
130
200
−
mW
RON_L
Low−Side MOSFET ON Resistance
VIN = 3.6 V (Note 9 for NCP6323)
VIN = 5 V (Note 9 for NCP6323)
−
110
100
140
−
mW
2.7
3.0
3.3
MHz
SWITCHING FREQUENCY
FSW
Normal Operation Frequency
7. Operation above 5.5 V input voltage for extended periods may affect device reliability. At the first power−up, input voltage must be > 2.6 V.
8. Guaranteed by design, not tested in production.
9. Maximum value applies for TJ = 85°C.
www.onsemi.com
4
NCP6323, NCV6323
ELECTRICAL CHARACTERISTICS (VIN = 3.6 V, VOUT = 1.8 V, L = 1 mH, C = 10 mF, typical values are referenced to TJ = 25°C, Min
and Max values are referenced to TJ up to 125°C, unless other noted.)
Symbol
Characteristics
Test Conditions
Min
Typ
Max
Unit
Time from EN to 90% of
output voltage target
0
0.4
1
ms
0
0.54
1
Time from 10% to 90% of
output voltage target
0.16
0.24
0.3
SOFT START
TSS
Soft−Start Time
NCV6323
Soft−Start Time
NCP6323D
Soft−Start Time
NCP6323D
CONTROL LOGIC
VEN_H
EN Input High Voltage
1.1
−
−
V
VEN_L
EN Input Low Voltage
−
−
0.4
V
VEN_HYS
EN Input Hysteresis
−
270
−
mV
IEN_BIAS
EN Input Bias Current
0.1
1
mA
75
500
700
W
OUTPUT ACTIVE DISCHARGE
R_DIS
Internal Output Discharge Resistance
from SW to PGND
THERMAL SHUTDOWN
TSD
Thermal Shutdown Threshold
−
170
−
°C
TSD_HYS
Thermal Shutdown Hysteresis
−
25
−
°C
Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product
performance may not be indicated by the Electrical Characteristics if operated under different conditions.
www.onsemi.com
5
NCP6323, NCV6323
TYPICAL OPERATING CHARACTERESTICS
2
2
1.5
ISD (mA)
ISD (mA)
1.5
VIN = 5.5 V
VIN = 3.6 V
VIN = 2.5 V
1
0.5
1
0.5
0
2.5
3
3.5
4
VIN (V)
4.5
5
0
−40
5.5
8
8
7.5
7.5
7
7
6.5
6
5.5
4.5
4
−40
4
4
VIN (V)
4.5
5
VIN = 5.5 V
VIN = 3.6 V
VIN = 2.5 V
5.5
4.5
3.5
5.5
95
85
90
80
85
EFFICIENCY (%)
EFFICIENCY (%)
10
35
60
85
Figure 6. PWM Quiescent Current vs.
Temperature (EN = High, Open Loop,
VOUT = 1.8 V, VIN = 3.6 V)
90
75
70
65
VIN = 5.5 V
VIN = 3.6 V
VIN = 2.5 V
55
−15
VIN (V)
Figure 5. PWM Quiescent Current vs. Input
Voltage (EN = High, Open Loop, VOUT = 1.8 V,
TA = 255C)
60
85
6
5
3
60
6.5
5
2.5
10
35
Temperature (°C)
Figure 4. Shutdown Current vs. Temperature
(EN = Low, VIN = 3.6 V)
IQPWM (mA)
IQPWM (mA)
Figure 3. Shutdown Current vs. Input Voltage
(EN = Low, TA = 255C)
−15
80
75
70
65
VIN = 5.5 V
VIN = 3.6 V
VIN = 2.5 V
60
55
50
50
0
400
800
1200
IOUT (mA)
1600
2000
0
Figure 7. Efficiency vs. Output Current and
Input Voltage (VOUT = 1.05 V, TA = 255C)
400
800
1200
IOUT (mA)
1600
2000
Figure 8. Efficiency vs. Output Current and
Input Voltage (VOUT = 1.8 V, TA = 255C)
www.onsemi.com
6
NCP6323, NCV6323
100
100
95
95
90
90
85
85
EFFICIENCY (%)
EFFICIENCY (%)
TYPICAL OPERATING CHARACTERESTICS
80
75
70
65
60
80
75
70
65
60
VIN = 4.5 V
VIN = 5.5 V
55
50
0
400
800
1200
1600
VIN = 3.6 V
VIN = 5.5 V
55
50
2000
0
400
800
1200
1600
2000
IOUT (mA)
IOUT (mA)
Figure 9. Efficiency vs. Output Current and
Input Voltage (VOUT = 3.3 V, TA = 255C)
Figure 10. Efficiency vs. Output Current and
Input Voltage (VOUT = 4 V , TA = 255C)
Figure 11. Output Ripple Voltage in PWM Mode
(VIN = 3.6 V, VOUT = 1.8 V, IOUT = 1 A, L=1 mH,
COUT = 10 mF)
Figure 12. Load Transient Response (VIN = 3.6 V,
VOUT = 1.8 V, IOUT = 500 mA to 1500 mA, L = 1 mH,
COUT = 10 mF)
www.onsemi.com
7
NCP6323, NCV6323
TYPICAL OPERATING CHARACTERESTICS
Figure 14. Power Up Sequence and Power Good
(VIN = 3.6 V, VOUT = 1.8 V, IOUT = 0 A, L = 1 mH,
COUT = 10 mF)
Figure 13. Power Up Sequence and Inrush Current in
Input (VIN = 3.6 V, VOUT = 1.8 V, IOUT = 0 A,
L = 1 mH, COUT = 10 mF)
Figure 15. Power Down Sequence and Active Output
Discharge (VIN = 3.6 V, VOUT = 1.8 V, IOUT = 0 A,
L = 1 mH, COUT = 10 mF)
Figure 16. Soft−start Time for NCP6323D
(VIN = 4.2 V, VOUT = 1.1 V, IOUT = 0 A,
L = 1 mH,COUT = 10 mF)
Figure 17. Soft−start Time for NCV6323
(VIN = 4.2 V, VOUT = 1.8 V, IOUT = 0 A,
L = 1 mH,COUT = 10 mF)
Figure 18. Soft−start Time for NCP6323D
(VIN = 4.2 V, VOUT = 1.8 V, IOUT = 0 A,
L = 1 mH,COUT = 10 mF)
www.onsemi.com
8
NCP6323, NCV6323
DETAILED DESCRIPTION
General
N−MOSFET operates as synchronous rectifier and its
turn−on signal is complimentary to that of the P−MOSFET.
The NCP/NCV6323 is a synchronous buck converter
which is optimized to supply different sub−systems of
portable applications powered by one cell Li−ion or three
cell Alkaline/NiCd/NiMH batteries. The devices are able to
deliver up to 2 A on an external adjustable voltage.
Operation with 3 MHz switching frequency allows
employing small size inductor and capacitors. Input supply
voltage feedforward control is employed to deal with wide
input voltage range. Synchronous rectification offer
improved system efficiency.
Undervoltage Lockout
The input voltage VIN must reach or exceed 2.5 V
(typical) before the NCP/NCV6323 enables the converter
output to begin the start up sequence. The UVLO threshold
hysteresis is typically 100 mV.
Enable
The NCP/NCV6323 has an enable logic input pin EN. A
high level (above 1.1 V) on this pin enables the device to
active mode. A low level (below 0.4 V) on this pin disables
the device and makes the device in shutdown mode. There
is an internal filter with 5 ms time constant. The EN pin is
pulled down by an internal 10 nA sink current source. In
most of applications, the EN signal can be programmed
independently to VIN power sequence.
PWM Mode Operation
In medium and heavy load range, the inductor current is
continuous and the device operates in PWM mode with fixed
switching frequency, which has a typical value of 3 MHz. In
this mode, the output voltage is regulated by on−time pulse
width modulation of an internal P−MOSFET. An internal
Figure 19. Power Good and Active Discharge Timing Diagram
Power Good Output
Soft−Start
The device monitors the output voltage and provides a
power good output signal at the PG pin. This pin is an
open−drain output pin. To indicate the output of the
converter is established, a power good signal is available.
The power good signal is low when EN is high but the output
voltage has not been established. Once the output voltage of
the converter drops out below 90% of its regulation during
operation, the power good signal is pulled low and indicates
a power failure. A 5% hysteresis is required on power good
comparator before signal going high again.
A soft start limits inrush current when the converter is
enabled. After a minimum 300 ms delay time following the
enable signal, the output voltage starts to ramp up in 100 ms
(NCV6323) / 240 ms (NCP6323) (for external adjustable
voltage devices) or with a typical 10 V/ms slew rate (for
fixed voltage devices).
Active Output Discharge
An output discharge operation is active in when EN is low.
A discharge resistor (500 W typical) is enabled in this
condition to discharge the output capacitor through SW pin.
www.onsemi.com
9
NCP6323, NCV6323
Cycle−by−Cycle Current Limitation
Negative Current Protection
The NCP/NCV6323 protects the device from over current
with a fixed−value cycle−by−cycle current limitation. The
typical peak current limit ILMT is 2.8 A. If inductor current
exceeds the current limit threshold, the P−MOSFET will be
turned off cycle−by−cycle. The maximum output current
can be calculated by
The NCP/NCV6323 includes a 1 A negative current
protection. It helps to protect the internal NMOS in case of
applications which require high output capacitor value.
I MAX + I LMT *
V OUT @ ǒV IN * V OUTǓ
2 @ V IN @ f SW @ L
Thermal Shutdown
The NCP/NCV6323 has a thermal shutdown protection to
protect the device from overheating when the die
temperature exceeds 170°C. After the thermal protection is
triggered, the fault state can be ended by re−applying VIN
and/or EN when the temperature drops down below 125°C.
(eq. 1)
where VIN is input supply voltage, VOUT is output voltage,
L is inductance of the filter inductor, and fSW is 3 MHz
normal switching frequency.
www.onsemi.com
10
NCP6323, NCV6323
APPLICATION INFORMATION
Output Filter Design Considerations
to 50% of the maximum output current IOUT_MAX for a
trade−off between transient response and output ripple. The
inductance corresponding to the given current ripple is
The output filter introduces a double pole in the system at
a frequency of
f LC +
1
2 @ p @ ǸL @ C
(eq. 2)
L+
The internal compensation network design of the
NCP/NCV6323 is optimized for the typical output filter
comprised of a 1.0 mH inductor and a 10 mF ceramic output
capacitor, which has a double pole frequency at about
50 kHz. Other possible output filter combinations may have
a double pole around 50 kHz to have optimum operation
with the typical feedback network. Normal selection range
of the inductor is from 0.47 mH to 4.7 mH, and normal
selection range of the output capacitor is from 4.7 mF to
22 mF.
ǒVIN * VOUTǓ @ VOUT
(eq. 3)
V IN @ f SW @ I L_PP
The selected inductor must have high enough saturation
current rating to be higher than the maximum peak current
that is
I L_MAX + I OUT_MAX )
I L_PP
(eq. 4)
2
The inductor also needs to have high enough current
rating based on temperature rise concern. Low DCR is good
for efficiency improvement and temperature rise reduction.
Table 1 shows some recommended inductors for high power
applications and Table 2 shows some recommended
inductors for low power applications.
Inductor Selection
The inductance of the inductor is determined by given
peak−to−peak ripple current IL_PP of approximately 20%
Table 1. LIST OF RECOMMENDED INDUCTORS FOR HIGH POWER APPLICATIONS
Manufacturer
Part Number
Case Size
(mm)
L (mH)
Rated Current (mA)
(Inductance Drop)
Structure
MURATA
LQH44PN2R2MP0
4.0 x 4.0 x 1.8
2.2
2500 (−30%)
Wire Wound
MURATA
LQH44PN1R0NP0
4.0 x 4.0 x 1.8
1.0
2950 (−30%)
Wire Wound
MURATA
LQH32PNR47NNP0
3.0 x 2.5 x 1.7
0.47
3400 (−30%)
Wire Wound
Table 2. LIST OF RECOMMENDED INDUCTORS FOR LOW POWER APPLICATIONS
Manufacturer
Part Number
Case Size
(mm)
L (mH)
Rated Current (mA)
(Inductance Drop)
Structure
MURATA
LQH44PN2R2MJ0
4.0 x 4.0 x 1.1
2.2
1320 (−30%)
Wire Wound
MURATA
LQH44PN1R0NJ0
4.0 x 4.0 x 1.1
1.0
2000 (−30%)
Wire Wound
TDK
VLS201612ET−2R2
2.0 x 1.6 x 1.2
2.2
1150 (−30%)
Wire Wound
TDK
VLS201612ET−1R0
2.0 x 1.6 x 1.2
1.0
1650 (−30%)
Wire Wound
Output Capacitor Selection
operation mode, the three ripple components can be
obtained by
The output capacitor selection is determined by output
voltage ripple and load transient response requirement. For
a given peak−to−peak ripple current IL_PP in the inductor
of the output filter, the output voltage ripple across the
output capacitor is the sum of three ripple components as
below.
V OUT_PP(C) +
I L_PP
8 @ C @ f SW
V OUT_PP(ESR) + I L_PP @ ESR
V OUT_PP [ V OUT_PP(C) ) V OUT_PP(ESR) ) V OUT_PP(ESL)
V OUT_PP(ESL) +
(eq. 5)
ESL
ESL ) L
@ V IN
(eq. 6)
(eq. 7)
(eq. 8)
and the peak−to−peak ripple current is
where VOUT_PP(C) is a ripple component by an equivalent
total capacitance of the output capacitors, VOUT_PP(ESR)
is a ripple component by an equivalent ESR of the output
capacitors, and VOUT_PP(ESL) is a ripple component by
an equivalent ESL of the output capacitors. In PWM
I L_PP +
www.onsemi.com
11
ǒV IN * VOUTǓ @ VOUT
V IN @ f SW @ L
(eq. 9)
NCP6323, NCV6323
In applications with all ceramic output capacitors, the
main ripple component of the output ripple is
VOUT_PP(C). So that the minimum output capacitance can
be calculated regarding to a given output ripple requirement
VOUT_PP in PWM operation mode.
C MIN +
I L_PP
8 @ V OUT_PP @ f SW
C IN_MIN +
I OUT_MAX @ ǒD * D 2Ǔ
V IN_PP @ f SW
(eq. 11)
where
D+
(eq. 10)
V OUT
(eq. 12)
V IN
In addition, the input capacitor needs to be able to absorb
the input current, which has a RMS value of
Input Capacitor Selection
I IN_RMS + I OUT_MAX @ ǸD * D 2
One of the input capacitor selection guides is the input
voltage ripple requirement. To minimize the input voltage
ripple and get better decoupling in the input power supply
rail, ceramic capacitor is recommended due to low ESR and
ESL. The minimum input capacitance regarding to the input
ripple voltage VIN_PP is
(eq. 13)
The input capacitor also needs to be sufficient to protect
the device from over voltage spike, and normally at least a
4.7 mF capacitor is required. The input capacitor should be
located as close as possible to the IC on PCB.
Table 3. LIST OF RECOMMENDED INPUT CAPACITORS AND OUTPUT CAPACITORS
Manufacturer
Part Number
Case
Size
C (mF)
Rated
Voltage
(V)
MURATA
GRM21BR60J226ME39, X5R
0805
1.4
22
6.3
MLCC
Height
Max (mm)
Structure
TDK
C2012X5R0J226M, X5R
0805
1.25
22
6.3
MLCC
MURATA
GRM21BR61A106KE19, X5R
0805
1.35
10
10
MLCC
TDK
C2012X5R1A106M, X5R
0805
1.25
10
10
MLCC
MURATA
GRM188R60J106ME47, X5R
0603
0.9
10
6.3
MLCC
TDK
C1608X5R0J106M, X5R
0603
0.8
10
6.3
MLCC
MURATA
GRM188R60J475KE19, X5R
0603
0.87
4.7
6.3
MLCC
Murata
GRM21BR70J106KE76, X7R
0805
1.4
10
6.3
MLCC
TDK
C2012X7R0J106K125AB, X7R
0805
1.45
10
6.3
MLCC
Murata
GRM21BR71A106KE51, X7R
0805
1.4
10
6.3
MLCC
TDK
C2012X7R1A106K125AC, X7R
0805
1.45
10
6.3
MLCC
Design of Feedback Network
the resistance from FB to AGND, which is used to program
the output voltage according to equation (14) once the value
of R1 has been selected. A capacitor Cfb needs to be
employed between the VOUT and FB in order to provide
feedforward function to achieve optimum transient
response. Normal value range of Cfb is from 0 to 100 pF, and
a typical value is 15 pF for applications with the typical
output filter and R1 = 220 kW.
Table 4 provides reference values of R1 and Cfb in case
of different output filter combinations. The final design may
need to be fine tuned regarding to application specifications.
The output voltage is programmed by an external resistor
divider connected from VOUT to FB and then to AGND, as
shown in the typical application schematic Figure 1(a). The
programmed output voltage is
ǒ
V OUT + V FB @ 1 )
Ǔ
R1
R2
(eq. 14)
where VFB is equal to the internal reference voltage 0.6 V,
R1 is the resistance from VOUT to FB, which has a normal
value range from 50 kW to 1 MW and a typical value of
220 kW for applications with the typical output filter. R2 is
www.onsemi.com
12
NCP6323, NCV6323
Table 4. REFERENCE VALUES OF FEEDBACK NETWORKS (R1 AND CFB) FOR OUTPUT FILTER COMBINATIONS (L
and C)
R1 (kW)
L (mH)
Cfb (pF)
4.7
C (mF)
10
22
0.47
0.68
1
2.2
3.3
4.7
220
220
220
220
330
330
3
5
8
15
15
22
220
220
220
220
330
330
8
10
15
27
27
39
220
220
220
220
330
330
15
22
27
39
47
56
www.onsemi.com
13
NCP6323, NCV6323
LAYOUT CONSIDERATIONS
• Arrange a “quiet” path for output voltage sense and
Electrical Layout Considerations
Good electrical layout is a key to make sure proper
operation, high efficiency, and noise reduction. Electrical
layout guidelines are:
• Use wide and short traces for power paths (such as
PVIN, VOUT, SW, and PGND) to reduce parasitic
inductance and high−frequency loop area. It is also
good for efficiency improvement.
• The device should be well decoupled by input capacitor
and input loop area should be as small as possible to
reduce parasitic inductance, input voltage spike, and
noise emission.
• SW node should be a large copper pour, but compact
because it is also a noise source.
• It would be good to have separated ground planes for
PGND and AGND and connect the two planes at one
point. Directly connect AGND pin to the exposed pad
and then connect to AGND ground plane through vias.
Try best to avoid overlap of input ground loop and
output ground loop to prevent noise impact on output
regulation.
feedback network, and make it surrounded by a ground
plane.
Thermal Layout Considerations
Good thermal layout helps high power dissipation from a
small package with reduced temperature rise. Thermal
layout guidelines are:
• The exposed pad must be well soldered on the board.
• A four or more layers PCB board with solid ground
planes is preferred for better heat dissipation.
• More free vias are welcome to be around IC and/or
underneath the exposed pad to connect the inner ground
layers to reduce thermal impedance.
• Use large area copper especially in top layer to help
thermal conduction and radiation.
• Do not put the inductor to be too close to the IC, thus
the heat sources are distributed.
GND
VIN
P
P
P
P
Cin
P
L
ÏÏÏÏÏÏÏÏÏÏ
ÏÏÏÏÏÏÏÏÏÏ
ÏÏÏÏÏÏÏÏÏÏ
ÏÏÏÏÏÏÏÏÏÏ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÏÏÏ
ÏÏÏ
ÏÏÏ
PGND
1
SW
2
AGND
F
FB
A
A
3
4
A
ÏÏÏ
ÏÏÏ
ÏÏÏ
ÏÏÏ
ÎÎÎ
ÎÎÎ
8
PVIN
7
AVIN
6
MODE/PG
5
EN
P
Cout
ÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎÎ
P
P
P
Cfb
O
O
P
P
P
P
P
P
R1
F
R2
A
VOUT
GND
Figure 20. Recommended PCB Layout for Application Boards
www.onsemi.com
14
NCP6323, NCV6323
PACKAGE DIMENSIONS
WDFN8 2x2, 0.5P
CASE 511BE−01
ISSUE A
A
D
PIN ONE
REFERENCE
0.10 C
2X
NOTES:
1. DIMENSIONING AND TOLERANCING PER
ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED
TERMINAL AND IS MEASURED BETWEEN
0.15 AND 0.30 MM FROM TERMINAL TIP.
4. COPLANARITY APPLIES TO THE EXPOSED
PAD AS WELL AS THE TERMINALS.
L1
ÇÇ
ÇÇ
0.10 C
2X
L
L
B
E
DETAIL A
ALTERNATE
CONSTRUCTIONS
TOP VIEW
ÇÇÇ
ÇÇÇ
ÉÉÉ
EXPOSED Cu
DETAIL B
A
0.10 C
A3
MOLD CMPD
ÉÉ
ÉÉ
ÇÇ
A3
A1
DETAIL B
ALTERNATE
CONSTRUCTIONS
0.08 C
A1
SIDE VIEW
NOTE 4
C
SEATING
PLANE
DIM
A
A1
A3
b
D
D2
E
E2
e
K
L
L1
MILLIMETERS
MIN
MAX
0.70
0.80
0.00
0.05
0.20 REF
0.20
0.30
2.00 BSC
1.50
1.70
2.00 BSC
0.80
1.00
0.50 BSC
0.25 REF
0.20
0.40
−−−
0.15
D2
DETAIL A
8X
1
L
RECOMMENDED
SOLDERING FOOTPRINT*
4
K
8
5
e
BOTTOM VIEW
8X
8X
1.70
PACKAGE
OUTLINE
E2
0.50
b
0.10 C A B
0.05 C
2.30
1.00
NOTE 3
1
0.50
PITCH
8X
0.30
DIMENSIONS: MILLIMETERS
*For additional information on our Pb−Free strategy and soldering
details, please download the ON Semiconductor Soldering and
Mounting Techniques Reference Manual, SOLDERRM/D.
www.onsemi.com
15
NCP6323, NCV6323
PACKAGE DIMENSIONS
WDFN8 2x2, 0.5P
CASE 511BT
ISSUE O
A
D
L1
E
DETAIL A
0.10 C
2X
0.10 C
2X
NOTES:
1. DIMENSIONING AND TOLERANCING PER
ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED
TERMINAL AND IS MEASURED BETWEEN
0.15 AND 0.30 MM FROM TERMINAL TIP.
4. COPLANARITY APPLIES TO THE EXPOSED
PAD AS WELL AS THE TERMINALS.
L
ÇÇÇ
ÇÇÇ
ÇÇÇ
PIN ONE
REFERENCE
B
DIM
A
A1
A3
b
D
D2
E
E2
e
K
L
L1
TOP VIEW
MOLD CMPD
DETAIL B
0.10 C
A3
A1
0.08 C
A1
SIDE VIEW
NOTE 4
ÇÇ
ÉÉ
ÉÉ
EXPOSED Cu
A
C
SEATING
PLANE
RECOMMENDED
SOLDERING FOOTPRINT*
D2
DETAIL A
8X
1
A3
DETAIL B
MILLIMETERS
MIN
MAX
0.70
0.80
0.00
0.05
0.20 REF
0.20
0.30
2.00 BSC
1.50
1.70
2.00 BSC
0.80
1.00
0.50 BSC
0.25 REF
0.20
0.40
−−−
0.15
L
4
8X
1.70
PACKAGE
OUTLINE
0.50
E2
K
8
5
e
BOTTOM VIEW
8X
2.30
1.00
b
0.10 C A B
0.05 C
NOTE 3
1
0.50
PITCH
8X
0.30
DIMENSIONS: MILLIMETERS
*For additional information on our Pb−Free strategy and soldering
details, please download the ON Semiconductor Soldering and
Mounting Techniques Reference Manual, SOLDERRM/D.
ON Semiconductor and the
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.
SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC’s product/patent coverage may be accessed
at www.onsemi.com/site/pdf/Patent−Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation
or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and
specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets
and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each
customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended,
or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which
the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or
unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and
expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim
alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable
copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: [email protected]
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5817−1050
www.onsemi.com
16
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local
Sales Representative
NCV6323/D