C8051F221 25 MIPS, 8 kB Flash, 8-Bit ADC, 32-Pin Mixed-Signal MCU Analog Peripherals High-Speed 8051 µC Core - 8-Bit ADC - ±1/2 LSB INL; no missing codes Programmable throughput up to 100 ksps 32 external inputs (each port I/O can be configured as an ADC input onthe-fly) Programmable amplifier gain: 16, 8, 4, 2, 1, 0.5 Data-dependent windowed interrupt generator VREF from external pin or VDD Two comparators - On-Chip JTAG Debug - On-chip emulation circuitry facilitates full-speed, non-intrusive, in-circuit emulation Supports breakpoints, single stepping, watchpoints, inspect/modify memory, and registers Superior performance to emulation systems using ICE-chips, target pods, and sockets Fully compliant with IEEE 1149.1 specification 256 bytes data RAM 8 kB Flash; in-system programmable in 512 byte sectors (512 bytes are reserved) - 22 port I/O; all are 5 V tolerant Hardware SPI™ and UART serial ports available concurrently 3 general-purpose 16-bit counter/timers Dedicated watchdog timer; bidirectional reset Clock Sources - Internal programmable oscillator: 2–16 MHz External oscillator: Crystal, RC, C, or Clock Can switch between clock sources on-the-fly Package 32-pin LQFP (standard lead and lead-free packages) Ordering Part Numbers Typical operating current: 9 mA at 25 MHz Typical stop mode current: <0.1 uA - Temperature Range: –40 to +85 °C VDD - - Supply Voltage: 2.7 to 3.6 V - Memory Digital Peripherals Programmable hysteresis Configurable to generate interrupts or reset VDD Monitor and Brown-out Detector - - Pipelined instruction architecture; executes 70% of instructions in 1 or 2 system clocks Up to 25 MIPS throughput with 25 MHz system clock Expanded interrupt handler; up to 21 interrupt sources Analog/Digital Power Lead-free package: C8051F221-GQ Standard package: C8051F221 Port 0 Latch GND P 0 P 0 UART D r v M U X Timer 0 Timer 1 P0.0/TX P0.1/RX P0.2//INT0 P0.3//INT1 P0.4/T0 P0.5/T1 P0.6/T2 P0.7/T2EX Timer 2 TCK TMS TDI TDO JTAG Logic Debug HW Reset RST VDD Monitor XTAL1 XTAL2 External Oscillator Circuit Internal Oscillator 8 0 5 1 8 kB FLASH 256 byte RAM Port 1 Latch CP0+ CP0 CP0 CP0CP1+ CP1 CP1 WDT CP1- P 1 P 1 D r v M U X P1.0/CP0+ P1.1/CP0P1.2/CP0 P1.3/CP1+ P1.4/CP1P1.5/CP1 P1.6/SYSCLK P1.7 SYSCLK System Clock C o r e SFR Bus Port 2 Latch SPI P 2 P 2 M U X D r v P2.0/NSS P2.1/MISO P2.2/MOSI P2.3/SCK P2.4 P2.5 P 3 Port 3 Latch D r v 8-bit 100 ksps ADC VDD General Purpose Copyright © 2005 by Silicon Laboratories PGA A M U X AIN0-AIN31 VREF 5.5.2005 C8051F221 25 MIPS, 8 kB Flash, 8-Bit ADC, 32-Pin Mixed-Signal MCU Selected Electrical Specifications (TA = –40 to +85 C°, VDD = 2.7 V unless otherwise specified unless otherwise specified) PARAMETER CONDITIONS GLOBAL CHARACTERISTICS Digital Supply Voltage Digital Supply Current Clock = 25 MHz with CPU active Clock = 1 MHz Clock = 32 kHz Digital Supply Current Oscillator not running (shutdown) Digital Supply RAM Data Retention Voltage CPU & DIGITAL I/O PORTS Clock Frequency Range Port Output High Voltage IOH = –3 mA, Port I/O push-pull Port Output Low Voltage IOL = 8.5 mA Input High Voltage Input Low Voltage SPI Bus Clock Frequency fCLK=MCU Clock; SPI in Master Mode A/D CONVERTER Resolution Integral Nonlinearity Differential Nonlinearity Guaranteed Monotonic Signal to Noise Ratio Throughput Rate Input Voltage Range COMPARATORS Response Time | CP+ – CP- | = 100 mV Input Voltage Range Input Bias Current Input Offset Voltage MIN TYP MAX UNITS 3.6 9 0.4 18 7 V mA mA µA µA 1.5 V 2.7 DC VDD – 0.7 25 0.6 0.8 x VDD 0.2 x VDD fCLK/2 8 100 VREF bits LSB LSB dB ksps V VDD + 0.25 +5 +10 µs V nA mV ±1/2 ±1/2 49 0 4 –0.25 –5 –10 0.001 MHz V V V V MHz C8051F226DK Development Kit Package Information D MIN NOM MAX (mm) (mm) (mm) D1 A - A1 0.05 E1 E 32 1 A2 A b General Purpose A1 e 1.60 - 0.15 A2 1.35 1.40 1.45 b PIN 1 IDENTIFIER - 0.30 0.37 0.45 D - 9.00 - D1 - 7.00 - e - 0.80 - E - 9.00 - E1 - 7.00 - Copyright © 2005 by Silicon Laboratories Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders 5.5.2005