HD151TS302RP Spread Spectrum Clock for EMI Solution REJ03D0810-0600 (Previous: ADE-205-655E) Rev.6.00 Apr 07, 2006 Description The HD151TS302 is a high-performance Spread Spectrum Clock modulator. It is suitable for low EMI solution. Features • • • • • • • Supports 10 MHz to 60 MHz operations. (Designed for XIN = 24 MHz and 48 MHz) 1 copy of clock out with spread spectrum modulation @3.3 V 1 copy of reference clock @3.3 V Programmable spread spectrum modulation (–0.5%, –1.0%, –3.0% down spread modulation and spread spectrum disable mode.) SOP–8pin Pin to pin compatible with HD151TS301RP Ordering Information Part Name HD151TS302RPEL Package Type SOP-8 pin (JEDEC) Key Specifications • • • • Supply voltages: VDD = 3.3 V±0.165 V Ta = 0 to 70°C operating range Clock output duty cycle = 50±5% Cycle to cycle jitter = ±250 ps typ. Rev.6.00 Apr 07, 2006 page 1 of 9 Package Code (Previous code) PRSP0008DD-C (FP-8DCV) Package Abbreviation RP Taping Abbreviation (Quantity) EL (2,500 pcs / Reel) HD151TS302RP Block Diagram VDD GND CLKOUT XIN OSC 1/m SSCCLKOUT Synthesizer XOUT R = 1 MΩ 1/n SSC Modulator SEL0 R = 100 kΩ Mode Control SEL1 R = 100 kΩ Pin Arrangement SSCCLKOUT 1 8 SEL1 VDD 2 7 CLKOUT GND 3 6 SEL0 XIN 4 5 XOUT (Top view) SSC Function Table SEL1 :0 Spread Percentage 00 –1.0% 01 –3.0% 10 SSC OFF 11 –0.5% Note: –3.0% SSC is selected for default by internal pull-up & down resistors. Rev.6.00 Apr 07, 2006 page 2 of 9 HD151TS302RP Clock Frequency Table XIN (MHz) 48 24 SSCCLKOUT (MHz) 48*1 24*1 CLKOUT (MHz) 48*2 24*2 Notes: 1. With spread spectrum modulation. 2. Without spread spectrum modulation. Pin Descriptions Pin name No. GND VDD CLKOUT SSCCLKOUT XIN XOUT SEL0 3 2 7 1 4 5 6 Type Ground Power Output Output Input Output Input SEL1 8 Input Description GND pin Power supplies pin. Normally 3.3 V. Normally 3.3 V reference clock output. Spread spectrum modulated clock output. Oscillator input. Oscillator output. SSC mode select pin. LVCMOS level input. Pull-up by internal resistor. (100 kΩ). SSC mode select pin. LVCMOS level input. Pull–down by internal resistor (100 kΩ). Absolute Maximum Ratings Item Supply voltage Input voltage Output voltage *1 Input clamp current Output clamp current Continuous output current Maximum power dissipation at Ta = 55°C (in still air) Storage temperature Notes: Symbol VDD VI VO IIK IOK IO Tstg Ratings –0.5 to 4.6 –0.5 to 4.6 –0.5 to VDD+0.5 –50 –50 ±50 Unit V V V mA mA mA 0.7 W –65 to +150 °C Conditions VI < 0 VO < 0 VO = 0 to VDD Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. 1. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed. Recommended Operating Conditions Item Supply voltage DC input signal voltage High level input voltage Low level input voltage Operating temperature Input clock duty cycle Rev.6.00 Apr 07, 2006 page 3 of 9 Symbol VDD VIH VIL Ta Min 3.135 –0.3 2.0 –0.3 0 45 Typ 3.3 — — — — 50 Max 3.465 VDD+0.3 VDD+0.3 0.8 70 55 Unit V V V V °C % Conditions HD151TS302RP DC Electrical Characteristics Ta = 0 to 70°C, VDD = 3.3 V±5% Item Input low voltage Input high voltage Input current Input slew rate Input capacitance Operating current Symbol VIL VIH II CI Min — 2.0 — Typ — — — Max 0.8 — ±10 — — ±100 1 — — — — 7 4 4 — Unit V V µA Test Conditions VI = 0 V or 3.465 V, VDD = 3.465 V, XIN pin V / ns pF mA VI = 0 V or 3.465 V, VDD = 3.465 V, SEL0, SEL1 pins 20% – 80% SEL0, SEL1 XIN = 24 MHz, CL = 0 pF, VDD = 3.3 V DC Electrical Characteristics / Clock Output & SSC Clock Output Ta = 0 to 70°C, VDD = 3.3 V±5% Item Output voltage Output current *1 Note: Symbol VOH VOL IOH IOL Min 3.1 — — — Typ — — –40 40 Max — 50 — — 1. Parameters are target of design. Not 100% tested in production. Rev.6.00 Apr 07, 2006 page 4 of 9 Unit V mV mA Test Conditions IOH = –1 mA, VDD = 3.3 V IOL = 1 mA, VDD = 3.3 V VOH = 1.5 V VOL = 1.5 V HD151TS302RP AC Electrical Characteristics / Clock Output & SSC Clock Output Ta = 25°C, VDD = 3.3 V, CL = 30 pF Item *1, 2 Cycle to cycle jitter Output frequency Symbol tCCS *1, 2 Min — Typ | 250 | Max | 300 | — | 250 | | 300 | — | 250 | | 300 | — | 250 | | 300 | — | 250 | | 300 | — | 250 | | 300 | — | 250 | | 300 | 23.8 — 24.2 47.3 — 48.7 23.7 — 24.2 47.0 — 48.7 23.1 — 24.2 45.9 — 48.7 23.8 — 24.2 47.3 — 48.7 Unit MHz *1 Test Conditions SSCCLKOUT, 24 MHz SSCCLKOUT, 48 MHz SSCCLKOUT, 24 MHz SSCCLKOUT, 48 MHz SSCCLKOUT, 24 MHz SSCCLKOUT, 48 MHz CLKOUT, 24 MHz & 48 MHz SSCCLKOUT, XIN = 24 MHz SSCCLKOUT, XIN = 48 MHz SSCCLKOUT, XIN = 24 MHz SSCCLKOUT, XIN = 48 MHz SSCCLKOUT, XIN = 24 MHz SSCCLKOUT, XIN = 48 MHz CLKOUT, 24 MHz CLKOUT, 48 MHz @48 MHz CLKOUT Notes SSCOFF SEL1:0 = 10 Fig1 SSC = –0.5% SEL1:0 = 11 Figure 1 SSC = –3.0% SEL1:0 = 01 Figure 1 Figure 1 SSCOFF SEL1:0 = 10 SSC = –0.5% SEL1:0 = 11 SSC = –3.0% SEL1:0 = 01 Slew rate tSL 1.0 — — V/ns 0.4 V to 2.4 V *1 Clock duty cycle 45 50 55 % *1 Output impedance — 30 — Ω — 33 — KHz @48 MHz Spread spectrum *1 SSCCLKOUT modulation frequency Input clock frequency 10 — 60 MHz *1,3 Stabilization time — — 2 ms Notes: 1. Parameters are target of design. Not 100% tested in production. 2. Cycle to cycle jitter and output frequency are included spread spectrum modulation. 3. Stabilization time is the time required for the integrated circuit to obtain phase lock of its input signal after power up. SSCCLKOUT (or CLKOUT) tcycle n tcycle n+1 t CCS = (tcycle n) - (tcycle n+1) Figure 1 Cycle to cycle jitter Rev.6.00 Apr 07, 2006 page 5 of 9 HD151TS302RP Application Information 1. Recommended Circuit Configuration The power supply circuit of the optimal performance on the application of a system should refer to Fig. 2. VDD decoupling is important to both reduce Jitter and EMI radiation. The C1 decoupling capacitor should be placed as close to the VDD pin as possible, otherwise the increased trace inductance will negate its decoupling capability. The C2 decoupling capacitor shown should be a tantalum type. R1 SSCCLKOUT 1 VDD 2 8 SEL1 R2 C2 7 CLKOUT C1 3 6 SEL0 TS300 Series GND GND 4 5 GND Notes: XIN XOUT (Crystal or Reference input) (Crystal or Not connection) C1 = High frequency supply decoupling capacitor. (0.1 µF recommended) C2 = Low frequency supply decoupling capacitor. (22 µF tantalum type recommended) R1, R2 = Match value to line impedance. (22 Ω Reference value) Figure 2 Recommended circuit configuration Rev.6.00 Apr 07, 2006 page 6 of 9 HD151TS302RP 2. Example Board Layout Configuration VDD (+3.3 V Supply) P FB 22 µF G R1 1 SSCCLKOUT 8 0.1 µF R2 7 G G 3 6 4 5 Crystal connection or Reference input Note: Crystal connection or Not connection G Via to GND plane R1, R2 = Match value to line impedance. (22 Ω Reference value) FB = Ferrite bead. Figure 3 Example Board Layout Rev.6.00 Apr 07, 2006 page 7 of 9 CLKOUT HD151TS302RP 3. Example of TS300 EMI Solution IC’s Application Spread Spectrum Modulated Clock XTAL TS30X XOUT CPU & ASIC SSC CLKOUT System BUS Memory XIN Graphics System Cont. Ref. Clock 3.3 V CMOS level ref. Clock Figure 4 Ref. Clock Input Example Spread Spectrum Modulated Clock XTAL XOUT TS30X CPU & ASIC SSC CLKOUT System BUS Memory XIN Graphics System Cont. Figure 5 XTAL Ref. Clock Input Example Rev.6.00 Apr 07, 2006 page 8 of 9 HD151TS302RP Package Dimensions JEITA Package Code P-SOP8-3.95x4.9-1.27 RENESAS Code PRSP0008DD-C *1 Previous Code FP-8DCV MASS[Typ.] 0.085g F D 8 NOTE) 1. DIMENSIONS"*1 (Nom)"AND"*2" DO NOT INCLUDE MOLD FLASH. 2. DIMENSION"*3"DOES NOT INCLUDE TRIM OFFSET. 5 c *2 E HE bp Index mark Terminal cross section ( Ni/Pd/Au plating ) Reference Symbol 4 1 Z e *3 bp x M A L1 A1 θ L y Detail F Rev.6.00 Apr 07, 2006 page 9 of 9 D E A2 A1 A bp b1 c c1 θ HE e x y Z L L1 Dimension in Millimeters Min Nom Max 4.90 5.30 3.95 0.10 0.14 0.25 1.75 0.34 0.40 0.46 0.15 0.20 0.25 0° 8° 5.80 6.10 6.20 1.27 0.25 0.10 0.75 0.40 0.60 1.27 1.08 Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap. Notes regarding these materials 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party. 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com). 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein. http://www.renesas.com RENESAS SALES OFFICES Refer to "http://www.renesas.com/en/network" for the latest and detailed information. Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501 Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900 Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898 Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071 Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999 Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001 Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145 Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510 © 2006. Renesas Technology Corp., All rights reserved. Printed in Japan. Colophon .6.0