IRF IR3566AMXXYYTRP Dual output digital multi-phase controller Datasheet

IR3566A
Dual Output Digital Multi-Phase Controller
FEATURES
DESCRIPTION
 Dual output 6+1 phase PWM Controller
 Fully supports AMD® SVI1 & SVI2 with dual OCP
and Intel® VR12 & VR12.5
 PVI and SVI GPU VR modes
 Overclocking & Gaming Mode
 Switching frequency from 200kHz to 2MHz
per phase
 IR Efficiency Shaping Features including
Dynamic Phase Control and Automatic Power
State Switching
 Programmable 1-phase or 2-phase operation for
Light Loads and Active Diode Emulation for Very
Light Loads
 IR Adaptive Transient Algorithm (ATA) on both
loops minimizes output bulk capacitors and
system cost
 Auto-Phase Detection with auto-compensation
 Per-Loop Fault Protection: OVP, UVP, OCP,
OTP
 I2C/SMBus/PMBus system interface for telemetry
of Temperature, Voltage, Current & Power for
both loops
 Multiple Time Programming (MTP) with
integrated charge pump for easy custom
configuration
 Compatible with IR ATL and 3.3V tri-state Drivers
 +3.3V supply voltage; -40°C to 85°C ambient
operation
The IR3566A is a dual-loop digital multi-phase buck controller
designed for CPU voltage regulation and is fully compliant with
©
AMD® SVI1 & SVI2 and Intel VR12 & VR12.5 specifications.
The IR3566A includes IR’s Efficiency Shaping Technology
to deliver exceptional efficiency at minimum cost across the
entire load range. IR Variable Gate Drive optimizes the
MOSFET gate drive voltage based on real-time load current.
IR’s Dynamic Phase Control adds/drops active phases based
upon load current and can be configured to enter 1-phase
operation and diode emulation mode automatically or by
command.
IR’s unique Adaptive Transient Algorithm (ATA), based on
proprietary non-linear digital PWM algorithms, minimizes
output bulk capacitors and Multiple Time Programmable
(MTP) storage saves pins and enables a small package size.
Device configuration and fault parameters are easily defined
using the IR Digital Power Design Center (DPDC) GUI and
stored in on-chip MTP.
The IR3566A provides extensive OVP, UVP, OCP and OTP fault
protection and includes thermistor based temperature sensing
with VRHOT signal.
The IR3566A includes numerous features like register
diagnostics for fast design cycles and platform differentiation,
simplifying VRD design and enabling fastest time-to-market
(TTM) with “set-and-forget” methodology.
APPLICATIONS
 AMD® SVI1 & SVI2, Intel® VR12 & VR12.5 based systems
 Pb-Free, RoHS, 6x6mm, 48-pin, 0.4mm pitch QFN
 Servers and High End Desktop CPU VRs
 High Performance Graphics Processors
PWM6
Power
Stage 6
ISEN6
IRTN6
VCC
3.3V
PWM1_L2
Power
Stage 7
VOUT2
ISEN1_L2
IRTN1_L2
Figure 1: IR3566A Basic Application Circuit
1
August 9, 2012 | FINAL | Product Brief | V2.04
ISEN2
ISEN3
IRTN4
ISEN4
IRTN5
ISEN5
IRTN1_L2
IRTN2
IRTN3
ISEN1
41
40
39
38
37
ISEN1_L2
35
RCSP_L2
RCSM
3
34
RCSM_L2
VRDY2
4
33
VCC
32
VSEN_L2
36
VSEN
5
VRTN
6
RRES
7
30
PWM1_L2
TSEN1
8
29
PWM6
IR3566A
48 Pin 6 x 6 QFN
Top View
31
VRTN_L2
V18A
9
28
PWM5
VRDY1
10
27
PWM4
EN_L2/INMODE/PWROK
11
26
PWM3
VINSEN
12
25
PWM2
49 GND
13
14
15
16
17
18
19
20
21
22
23
24
PWM1
SV_DIO
SV_ALERT
42
SM_CLK
SV_DIO
SV_ALERT
..
.
43
VGD/TSEN2/
VAUXSEN
SV_CLK
44
SM_DIO
SV_CLK
Power
Stage 2
45
SM_ALERT#
PWM2
ISEN2
IRTN2
ENABLE
46
2
ADDR_PROT
ENABLE
VOUT1
47
1
RCSP
EN
VR_HOT#
48
ISEN6
VRHOT_CRIT#
VR_RDY_L2 ISEN1
IRTN1
VR_HOT#
IRTN1
VR_RDY_L2
Power
Stage 1
SV_ALERT#/SVT
SV_CLK/
VIDSEL1
SV_DIO/
VIDSEL0
VR_RDY_L1 PWM1
SV_ADDR/VDDIO
IR3566A
VR_RDY_L1
12V
IRTN6
PIN DIAGRAM
BASIC APPLICATION
Figure 2: IR3566A Package Top View
IR3566A
Dual Output Digital Multi-Phase Controller
ORDERING INFORMATION
IR3566AM        
P/PBF – Lead Free
TR – Tape & Reel / TY - Tray
yy – Configuration File ID
Package
Packing
Qty
QFN
3000
IR3566AMTRPBF
QFN
3000
IR3566AMxxyyTRP
IRTN6
IRTN1
ISEN1
IRTN2
ISEN2
IRTN3
ISEN3
IRTN4
ISEN4
IRTN5
ISEN5
IRTN1_L2
Package Type (QFN)
48
47
46
45
44
43
42
41
40
39
38
37
36
ISEN1_L2
2
35
RCSP_L2
RCSM_L2
ISEN6
1
RCSP
RCSM
3
34
VRDY2
4
33
VCC
VSEN
5
32
VSEN_L2
IR3566A
48 Pin 6 x 6 QFN
Top View
VRTN
6
RRES
7
TSEN1
8
29
PWM6
V18A
9
28
PWM5
VRDY1
10
27
PWM4
26
PWM3
25
PWM2
EN_L2/INMODE/PWROK
11
VINSEN
12
31
VRTN_L2
30
PWM1_L2
17
18
19
20
21
22
23
24
ADDR_PROT
SM_ALERT#
SM_DIO
SM_CLK
VGD/TSEN2/
VAUXSEN
PWM1
16
EN
SV_ALERT#/SVT
SV_CLK/
VIDSEL1
SV_DIO/
VIDSEL0
15
VRHOT_CRIT#
14
SV_ADDR/VDDIO
49 GND
13
Programming
Default
1
Customer
Configuration
Notes:
1. Customer Specific Configuration File, where
xx = Customer ID and yy = Configuration File
(Codes assigned by IR Marketing).
xx – Customer ID
Figure 3: IR3566A Pin Diagram Enlarged
2
Part Number
August 9, 2012 | FINAL | Product Brief | V2.04
Dual Output Digital Multi-Phase Controller
IR3566A
TYPICAL APPLICATION DIAGRAM
V_VGD
Boot CHL8515
HiGate
Vcc
HVCC
Switch
LVCC
PWM
LoGate
GND
V
RCSP
R series
12V
V
5V
CCS
RTh
RCS
PWM1
R series
RCSM
L
O
A
D
ISEN1
IRTN1
VCC
IR3566A
V_VGD
Boot CHL8515
HiGate
Vcc
HVCC
Switch
LVCC
PWM
LoGate
GND
V
VSEN
VRTN
RRES
12V
V
5V
PWM2
ISEN2
IRTN2
TSEN1
5V
12V
V
+3.3V
V_CPU_L1
RTh 2
V
V_VGD
V18A
Boot CHL8515
HiGate
Vcc
HVCC
Switch
LVCC
PWM
LoGate
GND
PWM3
ISEN3
VRDY2
VRDY1
IRTN3
12V
V
5V
EN_L2/INMODE/PWROK
EN
V_VGD
RVIN_ 1
VINSEN
Boot CHL8515
HiGate
Vcc
HVCC
Switch
LVCC
PWM
LoGate
GND
V
+12V Main
PWM4
ISEN4
RVIN _ 2
IRTN4
PWM5
ISEN5
SV_ADDR/VDDIO
IRTN5
Unused
Phases
PWM6
ISEN6
IRTN6
V_VGD
VR_HOT_ICRIT#
12V
V
5V
3. 3V
V
V
SV_CLK
SV_DIO
SV_ALERT#/SVT
V
To/From
CPU
PWM1_L2
CHL8515
Boot
HiGate
Vcc
HVCC
Switch
LVCC
PWM
LoGate
GND
V_CPU_L2
L
O
A
D
ISEN1_L2
V
V
SM_DIO
SM_CLK
SM_ALERT#
V
I2C or
SMBus
IRTN1_L2
+5V AUX
ADDR_PROT
RVIN_ 1
RVIN _ 2
RCSP_L2
Rseries
Optional 5V Sense
CCS
RCS
5V
RCSM_L2
12V
V
R series
V
RTh
VSEN_L2
VRTN_L2
GND
VGD/
VAUXSEN
Boot CHL8515
HiGate
Vcc
Switch
HVCC
LVCC
PWM
LoGate
GND
V_VGD
Optional Variable
Gate Drive Circuit
Figure 4: Dual-loop VR using IR3566A Controller and CHL8515 MOSFET Drivers in 4+1 Configuration
3
August 9, 2012 | FINAL | Product Brief | V2.04
Dual Output Digital Multi-Phase Controller
IR3566A
Data and specifications subject to change without notice.
This product will be designed and qualified for the Consumer market.
Qualification Standards can be found on IR’s Web site.
IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903
Visit us at www.irf.com for sales contact information.
www.irf.com
4
August 9, 2012 | FINAL | Product Brief | V2.04
Similar pages