Cypress CY7C1145KV18-400BZXI 18-mbit qdrâ® ii sram four-word burst architecture (2.0 cycle read latency) Datasheet


CY7C1143KV18, CY7C1145KV18
18-Mbit QDR® II+ SRAM Four-Word Burst
Architecture (2.0 Cycle Read Latency)
18-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency)
Features
Configurations
■
Separate independent read and write data ports
❐ Supports concurrent transactions
With Read Cycle Latency of 2.0 cycles:
■
450-MHz clock for high bandwidth
CY7C1145KV18 – 512 K × 36
■
Four-word burst for reducing address bus frequency
■
Double data rate (DDR) Interfaces on both read and write ports
(data transferred at 900 MHz) at 450 MHz
■
Available in 2.0 clock cycle latency
■
Two input clocks (K and K) for precise DDR timing
❐ SRAM uses rising edges only
■
Echo clocks (CQ and CQ) simplify data capture in high-speed
systems
■
Data valid pin (QVLD) to indicate valid data on the output
■
Single multiplexed address input bus latches address inputs
for read and write ports
■
Separate port selects for depth expansion
■
Synchronous internally self-timed writes
■
QDR® II+ operates with 2.0 cycle read latency when DOFF is
asserted HIGH
■
Operates similar to QDR I device with one cycle read latency
when DOFF is asserted LOW
■
Available in × 18, and × 36 configurations
■
Full data coherency, providing most current data
■
Core VDD = 1.8 V± 0.1 V; I/O VDDQ = 1.4 V to VDD [1]
❐ Supports both 1.5 V and 1.8 V I/O supply
■
HSTL inputs and variable drive HSTL output buffers
■
Available in 165-ball FBGA package (13 × 15 × 1.4 mm)
■
Offered in both Pb-free and non Pb-free packages
■
JTAG 1149.1 compatible test access port
■
Phase-locked loop (PLL) for accurate data placement
CY7C1143KV18 – 1 M × 18
Functional Description
The CY7C1143KV18, and CY7C1145KV18 are 1.8 V
Synchronous Pipelined SRAMs, equipped with QDR II+
architecture. Similar to QDR II architecture, QDR II+ architecture
consists of two separate ports: the read port and the write port to
access the memory array. The read port has dedicated data
outputs to support read operations and the write port has
dedicated data inputs to support write operations. QDR II+
architecture has separate data inputs and data outputs to
completely eliminate the need to “turnaround” the data bus that
exists with common I/O devices. Each port is accessed through
a common address bus. Addresses for read and write addresses
are latched on alternate rising edges of the input (K) clock.
Accesses to the QDR II+ read and write ports are completely
independent of one another. To maximize data throughput, both
read and write ports are equipped with DDR interfaces. Each
address location is associated with four 18-bit words
(CY7C1143KV18), or 36-bit words (CY7C1145KV18) that burst
sequentially into or out of the device. Because data is transferred
into and out of the device on every rising edge of both input
clocks (K and K), memory bandwidth is maximized while
simplifying system design by eliminating bus ‘turnarounds’.
Depth expansion is accomplished with port selects, which
enables each port to operate independently.
All synchronous inputs pass through input registers controlled by
the K or K input clocks. All data outputs pass through output
registers controlled by the K or K input clocks. Writes are
conducted with on-chip synchronous self-timed write circuitry.
Selection Guide
Description
Maximum operating frequency
Maximum operating current
450 MHz
400 MHz
Unit
450
400
MHz
mA
× 18
670
610
× 36
930
850
Note
1. The Cypress QDR II+ devices surpass the QDR consortium specification and can support VDDQ = 1.4 V to VDD.
Cypress Semiconductor Corporation
Document Number: 001-58910 Rev. *D
•
198 Champion Court
•
San Jose, CA 95134-1709
•
408-943-2600
Revised September 5, 2012
CY7C1143KV18, CY7C1145KV18
Logic Block Diagram – CY7C1143KV18
DOFF
Write
Reg
Address
Register
Read Add. Decode
256 K x 18 Array
K
CLK
Gen.
Write
Reg
256 K x 18 Array
K
Write
Reg
256 K x 18 Array
Address
Register
Write
Reg
256 K x 18 Array
A(17:0)
18
18
Write Add. Decode
D[17:0]
18
A(17:0)
RPS
Control
Logic
Read Data Reg.
CQ
72
VREF
WPS
36
Control
Logic
Reg.
36
BWS[1:0]
Reg.
CQ
Reg. 18
18
18
18
18
Q[17:0]
QVLD
Logic Block Diagram – CY7C1145KV18
DOFF
Write
Reg
Address
Register
Read Add. Decode
128 K x 36 Array
K
CLK
Gen.
Write
Reg
128 K x 36 Array
K
Write
Reg
128 K x 36 Array
Address
Register
Write
Reg
128 K x 36 Array
A(16:0)
17
36
Write Add. Decode
D[35:0]
17
A(16:0)
RPS
Control
Logic
Read Data Reg.
CQ
144
VREF
WPS
72
Control
Logic
BWS[3:0]
72
Reg.
Reg.
Reg. 36
36
36
36
CQ
36
Q[35:0]
QVLD
Document Number: 001-58910 Rev. *D
Page 2 of 29
CY7C1143KV18, CY7C1145KV18
Contents
Pin Configurations ........................................................... 4
Pin Definitions .................................................................. 5
Functional Overview ........................................................ 7
Read Operations ......................................................... 7
Write Operations ......................................................... 7
Byte Write Operations ................................................. 7
Concurrent Transactions ............................................. 7
Depth Expansion ......................................................... 8
Programmable Impedance .......................................... 8
Echo Clocks ................................................................ 8
Valid Data Indicator (QVLD) ........................................ 8
PLL .............................................................................. 8
Application Example ........................................................ 8
Truth Table ........................................................................ 9
Write Cycle Descriptions ................................................. 9
Write Cycle Descriptions ............................................... 10
IEEE 1149.1 Serial Boundary Scan (JTAG) .................. 11
Disabling the JTAG Feature ...................................... 11
Test Access Port ....................................................... 11
Performing a TAP Reset ........................................... 11
TAP Registers ........................................................... 11
TAP Instruction Set ................................................... 11
TAP Controller State Diagram ....................................... 13
TAP Controller Block Diagram ...................................... 14
TAP Electrical Characteristics ...................................... 14
TAP AC Switching Characteristics ............................... 15
TAP Timing and Test Conditions .................................. 16
Identification Register Definitions ................................ 17
Scan Register Sizes ....................................................... 17
Document Number: 001-58910 Rev. *D
Instruction Codes ........................................................... 17
Boundary Scan Order .................................................... 18
Power Up Sequence in QDR II+ SRAM ......................... 19
Power Up Sequence ................................................. 19
PLL Constraints ......................................................... 19
Maximum Ratings ........................................................... 20
Operating Range ............................................................. 20
Neutron Soft Error Immunity ......................................... 20
Electrical Characteristics ............................................... 20
DC Electrical Characteristics ..................................... 20
AC Electrical Characteristics ..................................... 22
Capacitance .................................................................... 22
Thermal Resistance ........................................................ 22
AC Test Loads and Waveforms ..................................... 22
Switching Characteristics .............................................. 23
Switching Waveforms .................................................... 24
Read/Write/Deselect Sequence ................................ 24
Ordering Information ...................................................... 25
Ordering Code Definitions ......................................... 25
Package Diagram ............................................................ 26
Acronyms ........................................................................ 27
Document Conventions ................................................. 27
Units of Measure ....................................................... 27
Document History Page ................................................. 28
Sales, Solutions, and Legal Information ...................... 29
Worldwide Sales and Design Support ....................... 29
Products .................................................................... 29
PSoC Solutions ......................................................... 29
Page 3 of 29
CY7C1143KV18, CY7C1145KV18
Pin Configurations
The pin configurations for CY7C1143KV18, and CY7C1145KV18 follow. [2]
Figure 1. 165-ball FBGA (13 × 15 × 1.4 mm) pinout
CY7C1143KV18 (1 M × 18)
1
2
4
5
6
7
8
9
10
11
WPS
BWS1
K
NC/288M
RPS
A
NC/72M
CQ
D9
A
NC
K
BWS0
A
NC
NC
Q8
NC
D10
VSS
A
NC
A
VSS
NC
Q7
D8
NC
D11
Q10
VSS
VSS
VSS
VSS
VSS
NC
NC
D7
NC
NC
Q11
VDDQ
VSS
VSS
VSS
VDDQ
NC
D6
Q6
F
NC
Q12
D12
VDDQ
VDD
VSS
VDD
VDDQ
NC
NC
Q5
G
NC
D13
Q13
VDDQ
VDD
VSS
VDD
VDDQ
NC
NC
D5
H
DOFF
VREF
VDDQ
VDDQ
VDD
VSS
VDD
VDDQ
VDDQ
VREF
ZQ
J
NC
NC
D14
VDDQ
VDD
VSS
VDD
VDDQ
NC
Q4
D4
K
NC
NC
Q14
VDDQ
VDD
VSS
VDD
VDDQ
NC
D3
Q3
L
NC
Q15
D15
VDDQ
VSS
VSS
VSS
VDDQ
NC
NC
Q2
M
NC
NC
D16
VSS
VSS
VSS
VSS
VSS
NC
Q1
D2
N
NC
D17
Q16
VSS
A
A
A
VSS
NC
NC
D1
P
NC
NC
Q17
A
A
QVLD
A
A
NC
D0
Q0
R
TDO
TCK
A
A
A
NC
A
A
A
TMS
TDI
9
10
11
A
CQ
B
NC
Q9
C
NC
D
E
3
NC/144M NC/36M
CY7C1145KV18 (512 K × 36)
1
2
3
NC/288M NC/72M
4
5
6
7
8
WPS
BWS2
K
BWS1
RPS
A
CQ
NC/36M NC/144M
CQ
B
Q27
Q18
D18
A
BWS3
K
BWS0
A
D17
Q17
Q8
C
D27
Q28
D19
VSS
A
NC
A
VSS
D16
Q7
D8
D
D28
D20
Q19
VSS
VSS
VSS
VSS
VSS
Q16
D15
D7
E
Q29
D29
Q20
VDDQ
VSS
VSS
VSS
VDDQ
Q15
D6
Q6
F
Q30
Q21
D21
VDDQ
VDD
VSS
VDD
VDDQ
D14
Q14
Q5
G
D30
D22
Q22
VDDQ
VDD
VSS
VDD
VDDQ
Q13
D13
D5
H
DOFF
VREF
VDDQ
VDDQ
VDD
VSS
VDD
VDDQ
VDDQ
VREF
ZQ
J
D31
Q31
D23
VDDQ
VDD
VSS
VDD
VDDQ
D12
Q4
D4
K
Q32
D32
Q23
VDDQ
VDD
VSS
VDD
VDDQ
Q12
D3
Q3
L
Q33
Q24
D24
VDDQ
VSS
VSS
VSS
VDDQ
D11
Q11
Q2
M
D33
Q34
D25
VSS
VSS
VSS
VSS
VSS
D10
Q1
D2
N
D34
D26
Q25
VSS
A
A
A
VSS
Q10
D9
D1
P
Q35
D35
Q26
A
A
QVLD
A
A
Q9
D0
Q0
R
TDO
TCK
A
A
A
NC
A
A
A
TMS
TDI
Note
2. NC/36M, NC/72M, NC/144M, and NC/288M are not connected to the die and can be tied to any voltage level.
Document Number: 001-58910 Rev. *D
Page 4 of 29
CY7C1143KV18, CY7C1145KV18
Pin Definitions
Pin Name
I/O
Pin Description
D[x:0]
InputData Input Signals. Sampled on the rising edge of K and K clocks when valid write operations are active.
synchronous CY7C1143KV18  D[17:0]
CY7C1145KV18  D[35:0]
WPS
InputWrite Port Select  Active LOW. Sampled on the rising edge of the K clock. When asserted active, a
synchronous write operation is initiated. Deasserting deselects the write port. Deselecting the write port ignores D[x:0].
BWS0,
BWS1,
BWS2,
BWS3
InputByte Write Select 0, 1, 2 and 3  Active LOW. Sampled on the rising edge of the K and K clocks when
synchronous write operations are active. Used to select which byte is written into the device during the current portion
of the write operations. Bytes not written remain unaltered.
CY7C1143KV18  BWS0 controls D[8:0] and BWS1 controls D[17:9].
CY7C1145KV18  BWS0 controls D[8:0], BWS1 controls D[17:9],
BWS2 controls D[26:18] and BWS3 controls D[35:27].
All the Byte Write Selects are sampled on the same edge as the data. Deselecting a Byte Write Select
ignores the corresponding byte of data and it is not written into the device.
A
InputAddress Inputs. Sampled on the rising edge of the K clock during active read and write operations. These
synchronous address inputs are multiplexed for both read and write operations. Internally, the device is organized as
1 M × 18 (4 arrays each of 256 K × 18) for CY7C1143KV18 and 512 K × 36 (4 arrays each of 128 K × 36)
for CY7C1145KV18. Therefore, only 18 address inputs for CY7C1143KV18 and 17 address inputs for
CY7C1145KV18. These inputs are ignored when the appropriate port is deselected.
Q[x:0]
OutputsData Output Signals. These pins drive out the requested data when the read operation is active. Valid
synchronous data is driven out on the rising edge of the K and K clocks during read operations. On deselecting the
read port, Q[x:0] are automatically tristated.
CY7C1143KV18  Q[17:0]
CY7C1145KV18  Q[35:0]
RPS
InputRead Port Select  Active LOW. Sampled on the rising edge of positive input clock (K). When active, a
synchronous read operation is initiated. Deasserting deselects the read port. When deselected, the pending access is
allowed to complete and the output drivers are automatically tristated following the next rising edge of the
K clock. Each read access consists of a burst of four sequential transfers.
QVLD
Valid output Valid Output Indicator. The Q Valid indicates valid output data. QVLD is edge aligned with CQ and CQ.
indicator
K
Input clock
Positive Input Clock Input. The rising edge of K is used to capture synchronous inputs to the device
and to drive out data through Q[x:0]. All accesses are initiated on the rising edge of K.
K
Input clock
Negative Input Clock Input. K is used to capture synchronous inputs being presented to the device and
to drive out data through Q[x:0].
CQ
Echo clock
Synchronous Echo Clock Outputs. This is a free running clock and is synchronized to the input clock
(K) of the QDR II+. The timings for the echo clocks are shown in the Switching Characteristics on page 23.
CQ
Echo clock
Synchronous Echo Clock Outputs. This is a free running clock and is synchronized to the input clock
(K) of the QDR II+.The timings for the echo clocks are shown in the Switching Characteristics on page 23.
ZQ
Input
Output Impedance Matching Input. This input is used to tune the device outputs to the system data bus
impedance. CQ, CQ, and Q[x:0] output impedance are set to 0.2 × RQ, where RQ is a resistor connected
between ZQ and ground. Alternatively, this pin can be connected directly to VDDQ, which enables the
minimum impedance mode. This pin cannot be connected directly to GND or left unconnected.
DOFF
Input
PLL Turn Off  Active LOW. Connecting this pin to ground turns off the PLL inside the device. The timings
in the PLL turned off operation differs from those listed in this data sheet. For normal operation, this pin
can be connected to a pull up through a 10 k or less pull up resistor. The device behaves in QDR I mode
when the PLL is turned off. In this mode, the device can be operated at a frequency of up to 167 MHz
with QDR I timing.
TDO
Output
TDO Pin for JTAG.
TCK
Input
TCK Pin for JTAG.
Document Number: 001-58910 Rev. *D
Page 5 of 29
CY7C1143KV18, CY7C1145KV18
Pin Definitions (continued)
Pin Name
I/O
Pin Description
TDI
Input
TDI Pin for JTAG.
TMS
Input
TMS Pin for JTAG.
NC
N/A
Not Connected to the Die. Can be tied to any voltage level.
NC/36M
N/A
Not Connected to the Die. Can be tied to any voltage level.
NC/72M
N/A
Not Connected to the Die. Can be tied to any voltage level.
NC/144M
N/A
Not Connected to the Die. Can be tied to any voltage level.
NC/288M
N/A
Not Connected to the Die. Can be tied to any voltage level.
VREF
VDD
VSS
VDDQ
Inputreference
Reference Voltage Input. Static input used to set the reference level for HSTL inputs, outputs, and AC
measurement points.
Power supply Power Supply Inputs to the Core of the Device.
Ground
Ground for the Device.
Power supply Power Supply Inputs for the Outputs of the Device.
Document Number: 001-58910 Rev. *D
Page 6 of 29
CY7C1143KV18, CY7C1145KV18
Functional Overview
The CY7C1143KV18, CY7C1145KV18 are synchronous
pipelined Burst SRAMs equipped with a read port and a write
port. The read port is dedicated to read operations and the write
port is dedicated to write operations. Data flows into the SRAM
through the write port and flows out through the read port. These
devices multiplex the address inputs to minimize the number of
address pins required. By having separate read and write ports,
the QDR II+ completely eliminates the need to ‘turnaround’ the
data bus and avoids any possible data contention, thereby
simplifying system design. Each access consists of four 18-bit
data transfers in the case of CY7C1143KV18, and four 36-bit
data transfers in the case of CY7C1145KV18, in two clock
cycles.
These devices operate with a read latency of two cycles when
DOFF pin is tied HIGH. When DOFF pin is set LOW or connected
to VSS then device behaves in QDR I mode with a read latency
of one clock cycle.
Accesses for both ports are initiated on the positive input clock
(K). All synchronous input and output timing are referenced from
the rising edge of the input clocks (K and K).
All synchronous data inputs (D[x:0]) pass through input registers
controlled by the input clocks (K and K). All synchronous data
outputs (Q[x:0]) outputs pass through output registers controlled
by the rising edge of the input clocks (K and K) as well.
All synchronous control (RPS, WPS, BWS[x:0]) inputs pass
through input registers controlled by the rising edge of the input
clocks (K and K).
CY7C1143KV18 is described in the following sections. The same
basic descriptions apply to CY7C1145KV18.
Read Operations
The CY7C1143KV18 is organized internally as four arrays of
256 K × 18. Accesses are completed in a burst of four sequential
18-bit data words. Read operations are initiated by asserting
RPS active at the rising edge of the positive input clock (K). The
address presented to the address inputs is stored in the read
address register. Following the next two K clock rise, the
corresponding lowest order 18-bit word of data is driven onto the
Q[17:0] using K as the output timing reference. On the
subsequent rising edge of K, the next 18-bit data word is driven
onto the Q[17:0]. This process continues until all four 18-bit data
words have been driven out onto Q[17:0]. The requested data is
valid 0.45 ns from the rising edge of the input clock (K or K). To
maintain the internal logic, each read access must be allowed to
complete. Each read access consists of four 18-bit data words
and takes two clock cycles to complete. Therefore, read
accesses to the device can not be initiated on two consecutive
K clock rises. The internal logic of the device ignores the second
read request. Read accesses can be initiated on every other K
clock rise. Doing so pipelines the data flow such that data is
transferred out of the device on every rising edge of the input
clocks (K and K).
Document Number: 001-58910 Rev. *D
When the read port is deselected, the CY7C1143KV18 first
completes the pending read transactions. Synchronous internal
circuitry automatically tristates the outputs following the next
rising edge of the positive input clock (K). This enables a
seamless transition between devices without the insertion of wait
states in a depth expanded memory.
Write Operations
Write operations are initiated by asserting WPS active at the
rising edge of the positive input clock (K). On the following K
clock rise the data presented to D[17:0] is latched and stored into
the lower 18-bit write data register, provided BWS[1:0] are both
asserted active. On the subsequent rising edge of the negative
input clock (K) the information presented to D[17:0] is also stored
into the write data register, provided BWS[1:0] are both asserted
active. This process continues for one more cycle until four 18-bit
words (a total of 72 bits) of data are stored in the SRAM. The
72 bits of data are then written into the memory array at the
specified location. Therefore, write accesses to the device can
not be initiated on two consecutive K clock rises. The internal
logic of the device ignores the second write request. Write
accesses can be initiated on every other rising edge of the
positive input clock (K). Doing so pipelines the data flow such
that 18 bits of data can be transferred into the device on every
rising edge of the input clocks (K and K).
When deselected, the write port ignores all inputs after the
pending write operations have been completed.
Byte Write Operations
Byte write operations are supported by the CY7C1143KV18. A
write operation is initiated as described in the Write Operations
section. The bytes that are written are determined by BWS0 and
BWS1, which are sampled with each set of 18-bit data words.
Asserting the appropriate Byte Write Select input during the data
portion of a write latches the data being presented and writes it
into the device. Deasserting the Byte Write Select input during
the data portion of a write enables the data stored in the device
for that byte to remain unaltered. This feature can be used to
simplify read, modify, or write operations to a byte write
operation.
Concurrent Transactions
The read and write ports on the CY7C1143KV18 operate
independently of one another. As each port latches the address
inputs on different clock edges, the user can read or write to any
location, regardless of the transaction on the other port. If the
ports access the same location when a read follows a write in
successive clock cycles, the SRAM delivers the most recent
information associated with the specified address location. This
includes forwarding data from a write cycle that was initiated on
the previous K clock rise.
Read access and write access must be scheduled such that one
transaction is initiated on any clock cycle. If both ports are
selected on the same K clock rise, the arbitration depends on the
previous state of the SRAM. If both ports are deselected, the
read port takes priority. If a read was initiated on the previous
Page 7 of 29
CY7C1143KV18, CY7C1145KV18
cycle, the write port takes priority (as read operations cannot be
initiated on consecutive cycles). If a write was initiated on the
previous cycle, the read port takes priority (as write operations
cannot be initiated on consecutive cycles). Therefore, asserting
both port selects active from a deselected state results in
alternating read or write operations being initiated, with the first
access being a read.
Depth Expansion
The CY7C1143KV18 has a port select input for each port. This
enables easy depth expansion. Both port selects are sampled on
the rising edge of the positive input clock only (K). Each port
select input can deselect the specified port. Deselecting a port
does not affect the other port. All pending transactions (read and
write) are completed before the device is deselected.
Programmable Impedance
An external resistor, RQ, must be connected between the ZQ pin
on the SRAM and VSS to allow the SRAM to adjust its output
driver impedance. The value of RQ must be 5 × the value of the
intended line impedance driven by the SRAM, the allowable
range of RQ to guarantee impedance matching with a tolerance
of ±15% is between 175  and 350 , with VDDQ = 1.5 V. The
output impedance is adjusted every 1024 cycles upon power up
to account for drifts in supply voltage and temperature.
referenced with respect to K. These are free running clocks and
are synchronized to the input clock of the QDR II+. The timing
for the echo clocks is shown in the Switching Characteristics on
page 23.
Valid Data Indicator (QVLD)
QVLD is provided on the QDR II+ to simplify data capture on high
speed systems. The QVLD is generated by the QDR II+ device
along with data output. This signal is also edge-aligned with the
echo clock and follows the timing of any data pin. This signal is
asserted half a cycle before valid data arrives.
PLL
These chips use a PLL that is designed to function between
120 MHz and the specified maximum clock frequency. During
power up, when the DOFF is tied HIGH, the PLL is locked after
20 s of stable clock. The PLL can also be reset by slowing or
stopping the input clocks K and K for a minimum of 30 ns.
However, it is not necessary to reset the PLL to lock to the
desired frequency. The PLL automatically locks 20 s after a
stable clock is presented. The PLL may be disabled by applying
ground to the DOFF pin. When the PLL is turned off, the device
behaves in QDR I mode (with one cycle latency and a longer
access time). For more information, refer to the application note
PLL Considerations in QDRII/DDRII/QDRII+/DDRII+.
Echo Clocks
Echo clocks are provided on the QDR II+ to simplify data capture
on high speed systems. Two echo clocks are generated by the
QDR II+. CQ is referenced with respect to K and CQ is
Application Example
Figure 2 shows two QDR II+ used in an application.
Figure 2. Application Example
ZQ
CQ/CQ
Q
D
A RPS WPS BWS K K
RQ = 250 ohms
SRAM #2
SRAM #1
Vt
R
DATA IN
DATA OUT
Address
RQ = 250 ohms
CQ/CQ
Q
RPS WPS BWS K K
D
A
R
R
BUS MASTER RPS
(CPU or ASIC) WPS
ZQ
Vt
Vt
BWS
CLKIN1/CLKIN1
CLKIN2/CLKIN2
Source K
Source K
R
Document Number: 001-58910 Rev. *D
R = 50ohms, Vt = VDDQ /2
Page 8 of 29
CY7C1143KV18, CY7C1145KV18
Truth Table
The truth table for CY7C1143KV18, and CY7C1145KV18 follows. [3, 4, 5, 6, 7, 8]
Operation
K
RPS WPS
[9]
DQ
DQ
DQ
DQ
[10]
D(A) at K(t + 1) D(A + 1) at K(t + 1) D(A + 2) at K(t + 2) D(A + 3) at K(t + 2)
Write cycle:
Load address on the rising
edge of K; input write data
on two consecutive K and
K rising edges.
L–H
H
Read cycle:
(2.0 cycle Latency)
Load address on the rising
edge of K; wait two cycles;
read data on two consecutive K and K rising edges.
L–H
L [10]
X
Q(A) at K(t + 2) Q(A + 1) at K(t + 2) Q(A + 2) at K(t + 3) Q(A + 3) at K(t + 3)
NOP: No operation
L–H
H
H
D=X
Q = High Z
D=X
Q = High Z
D=X
Q = High Z
D=X
Q = High Z
Stopped
X
X
Previous state
Previous state
Previous state
Previous state
Standby: Clock stopped
L
Write Cycle Descriptions
The write cycle description table for CY7C1143KV18 follows. [3, 11]
BWS0
BWS1
K
K
L
L
L–H
–
L
L
–
L
H
L–H
L
H
–
H
L
L–H
H
L
–
H
H
L–H
H
H
–
Comments
During the data portion of a write sequence
CY7C1143KV18 both bytes (D[17:0]) are written into the device.
L–H During the data portion of a write sequence:
CY7C1143KV18 both bytes (D[17:0]) are written into the device.
–
During the data portion of a write sequence:
CY7C1143KV18 only the lower byte (D[8:0]) is written into the device, D[17:9] remains unaltered.
L–H During the data portion of a write sequence
CY7C1143KV18 only the lower byte (D[8:0]) is written into the device, D[17:9] remains unaltered.
–
During the data portion of a write sequence
CY7C1143KV18 only the upper byte (D[17:9]) is written into the device, D[8:0] remains unaltered.
L–H During the data portion of a write sequence
CY7C1143KV18 only the upper byte (D[17:9]) is written into the device, D[8:0] remains unaltered.
–
No data is written into the devices during this portion of a write operation.
L–H No data is written into the devices during this portion of a write operation.
Notes
3. X = ‘Don't Care’, H = Logic HIGH, L = Logic LOW, represents rising edge.
4. Device powers up deselected with the outputs in a tristate condition.
5. ‘A’ represents address location latched by the devices when transaction was initiated. A + 1, A + 2, and A + 3 represents the address sequence in the burst.
6. ‘t’ represents the cycle at which a read/write operation is started. t + 1, t + 2, and t + 3 are the first, second and third clock cycles respectively succeeding the ‘t’ clock cycle.
7. Data inputs are registered at K and K rising edges. Data outputs are delivered on K and K rising edges as well.
8. It is recommended that K = K = HIGH when clock is stopped. This is not essential, but permits most rapid restart by overcoming transmission line charging symmetrically.
9. If this signal was LOW to initiate the previous cycle, this signal becomes a ‘Don’t Care’ for this operation.
10. This signal was HIGH on previous K clock rise. Initiating consecutive read or write operations on consecutive K clock rises is not permitted. The device ignores the
second read or write request.
11. Is based on a write cycle that was initiated in accordance with the Write Cycle Descriptions table. BWS0, BWS1, BWS2, and BWS3 can be altered on different portions
of a write cycle, as long as the setup and hold requirements are achieved.
Document Number: 001-58910 Rev. *D
Page 9 of 29
CY7C1143KV18, CY7C1145KV18
Write Cycle Descriptions
The write cycle description table for CY7C1145KV18 follows. [12, 13]
BWS0
BWS1
BWS2
BWS3
K
K
Comments
L
L
L
L
L–H
–
During the data portion of a write sequence, all four bytes (D[35:0]) are written into
the device.
L
L
L
L
–
L
H
H
H
L–H
L
H
H
H
–
H
L
H
H
L–H
H
L
H
H
–
H
H
L
H
L–H
H
H
L
H
–
H
H
H
L
L–H
H
H
H
L
–
H
H
H
H
L–H
H
H
H
H
–
L–H During the data portion of a write sequence, all four bytes (D[35:0]) are written into
the device.
–
During the data portion of a write sequence, only the lower byte (D[8:0]) is written
into the device. D[35:9] remains unaltered.
L–H During the data portion of a write sequence, only the lower byte (D[8:0]) is written
into the device. D[35:9] remains unaltered.
–
During the data portion of a write sequence, only the byte (D[17:9]) is written into the
device. D[8:0] and D[35:18] remains unaltered.
L–H During the data portion of a write sequence, only the byte (D[17:9]) is written into the
device. D[8:0] and D[35:18] remains unaltered.
–
During the data portion of a write sequence, only the byte (D[26:18]) is written into
the device. D[17:0] and D[35:27] remains unaltered.
L–H During the data portion of a write sequence, only the byte (D[26:18]) is written into
the device. D[17:0] and D[35:27] remains unaltered.
–
During the data portion of a write sequence, only the byte (D[35:27]) is written into
the device. D[26:0] remains unaltered.
L–H During the data portion of a write sequence, only the byte (D[35:27]) is written into
the device. D[26:0] remains unaltered.
–
No data is written into the device during this portion of a write operation.
L–H No data is written into the device during this portion of a write operation.
Notes
12. X = ‘Don't Care’, H = Logic HIGH, L = Logic LOW, represents rising edge.
13. Is based on a write cycle that was initiated in accordance with the Write Cycle Descriptions table. BWS0, BWS1, BWS2, and BWS3 can be altered on different portions
of a write cycle, as long as the setup and hold requirements are achieved.
Document Number: 001-58910 Rev. *D
Page 10 of 29
CY7C1143KV18, CY7C1145KV18
IEEE 1149.1 Serial Boundary Scan (JTAG)
These SRAMs incorporate a serial boundary scan test access
port (TAP) in the FBGA package. This part is fully compliant with
IEEE Standard #1149.1-2001. The TAP operates using JEDEC
standard 1.8 V I/O logic levels.
Disabling the JTAG Feature
It is possible to operate the SRAM without using the JTAG
feature. To disable the TAP controller, TCK must be tied LOW
(VSS) to prevent clocking of the device. TDI and TMS are
internally pulled up and may be unconnected. They may
alternatively be connected to VDD through a pull up resistor. TDO
must be left unconnected. Upon power up, the device comes up
in a reset state, which does not interfere with the operation of the
device.
Test Access Port
Test Clock
The test clock is used only with the TAP controller. All inputs are
captured on the rising edge of TCK. All outputs are driven from
the falling edge of TCK.
Test Mode Select (TMS)
The TMS input is used to give commands to the TAP controller
and is sampled on the rising edge of TCK. This pin may be left
unconnected if the TAP is not used. The pin is pulled up
internally, resulting in a logic HIGH level.
Test Data-In (TDI)
The TDI pin is used to serially input information into the registers
and can be connected to the input of any of the registers. The
register between TDI and TDO is chosen by the instruction that
is loaded into the TAP instruction register. For information on
loading the instruction register, see the TAP Controller State
Diagram on page 13. TDI is internally pulled up and can be
unconnected if the TAP is unused in an application. TDI is
connected to the most significant bit (MSB) on any register.
Test Data-Out (TDO)
The TDO output pin is used to serially clock data out from the
registers. The output is active, depending upon the current state
of the TAP state machine (see Instruction Codes on page 17).
The output changes on the falling edge of TCK. TDO is
connected to the least significant bit (LSB) of any register.
Performing a TAP Reset
A Reset is performed by forcing TMS HIGH (VDD) for five rising
edges of TCK. This Reset does not affect the operation of the
SRAM and can be performed while the SRAM is operating. At
power up, the TAP is reset internally to ensure that TDO comes
up in a High Z state.
TAP Registers
Registers are connected between the TDI and TDO pins to scan
the data in and out of the SRAM test circuitry. Only one register
Document Number: 001-58910 Rev. *D
can be selected at a time through the instruction registers. Data
is serially loaded into the TDI pin on the rising edge of TCK. Data
is output on the TDO pin on the falling edge of TCK.
Instruction Register
Three-bit instructions can be serially loaded into the instruction
register. This register is loaded when it is placed between the TDI
and TDO pins, as shown in TAP Controller Block Diagram on
page 14. Upon power up, the instruction register is loaded with
the IDCODE instruction. It is also loaded with the IDCODE
instruction if the controller is placed in a reset state, as described
in the previous section.
When the TAP controller is in the Capture-IR state, the two least
significant bits are loaded with a binary ‘01’ pattern to enable fault
isolation of the board level serial test path.
Bypass Register
To save time when serially shifting data through registers, it is
sometimes advantageous to skip certain chips. The bypass
register is a single-bit register that can be placed between TDI
and TDO pins. This enables shifting of data through the SRAM
with minimal delay. The bypass register is set LOW (VSS) when
the BYPASS instruction is executed.
Boundary Scan Register
The boundary scan register is connected to all of the input and
output pins on the SRAM. Several no connect (NC) pins are also
included in the scan register to reserve pins for higher density
devices.
The boundary scan register is loaded with the contents of the
RAM input and output ring when the TAP controller is in the
Capture-DR state and is then placed between the TDI and TDO
pins when the controller is moved to the Shift-DR state. The
EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions can
be used to capture the contents of the input and output ring.
The section Boundary Scan Order on page 18 shows the order
in which the bits are connected. Each bit corresponds to one of
the bumps on the SRAM package. The MSB of the register is
connected to TDI, and the LSB is connected to TDO.
Identification (ID) Register
The ID register is loaded with a vendor-specific, 32-bit code
during the Capture-DR state when the IDCODE command is
loaded in the instruction register. The IDCODE is hardwired into
the SRAM and can be shifted out when the TAP controller is in
the Shift-DR state. The ID register has a vendor code and other
information described in Identification Register Definitions on
page 17.
TAP Instruction Set
Eight different instructions are possible with the three-bit
instruction register. All combinations are listed in Instruction
Codes on page 17. Three of these instructions are listed as
RESERVED and must not be used. The other five instructions
are described in this section in detail.
Page 11 of 29
CY7C1143KV18, CY7C1145KV18
Instructions are loaded into the TAP controller during the Shift-IR
state when the instruction register is placed between TDI and
TDO. During this state, instructions are shifted through the
instruction register through the TDI and TDO pins. To execute
the instruction after it is shifted in, the TAP controller must be
moved into the Update-IR state.
After the data is captured, it is possible to shift out the data by
putting the TAP into the Shift-DR state. This places the boundary
scan register between the TDI and TDO pins.
IDCODE
The shifting of data for the SAMPLE and PRELOAD phases can
occur concurrently when required, that is, while the data
captured is shifted out, the preloaded data can be shifted in.
The IDCODE instruction loads a vendor-specific, 32-bit code into
the instruction register. It also places the instruction register
between the TDI and TDO pins and shifts the IDCODE out of the
device when the TAP controller enters the Shift-DR state. The
IDCODE instruction is loaded into the instruction register at
power up or whenever the TAP controller is supplied a
Test-Logic-Reset state.
SAMPLE Z
The SAMPLE Z instruction connects the boundary scan register
between the TDI and TDO pins when the TAP controller is in a
Shift-DR state. The SAMPLE Z command puts the output bus
into a High Z state until the next command is supplied during the
Update IR state.
SAMPLE/PRELOAD
SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When
the SAMPLE/PRELOAD instructions are loaded into the
instruction register and the TAP controller is in the Capture-DR
state, a snapshot of data on the input and output pins is captured
in the boundary scan register.
Remember that the TAP controller clock can only operate at a
frequency up to 20 MHz, while the SRAM clock operates more
than an order of magnitude faster. Because there is a large
difference in the clock frequencies, it is possible that during the
Capture-DR state, an input or output undergoes a transition. The
TAP may then try to capture a signal while in transition
(metastable state). This does not harm the device, but there is
no guarantee as to the value that is captured. Repeatable results
may not be possible.
To guarantee that the boundary scan register captures the
correct value of a signal, the SRAM signal must be stabilized
long enough to meet the TAP controller’s capture setup plus hold
times (tCS and tCH). The SRAM clock input might not be captured
correctly if there is no way in a design to stop (or slow) the clock
during a SAMPLE/PRELOAD instruction. If this is an issue, it is
still possible to capture all other signals and simply ignore the
value of the CK and CK captured in the boundary scan register.
Document Number: 001-58910 Rev. *D
PRELOAD places an initial data pattern at the latched parallel
outputs of the boundary scan register cells before the selection
of another boundary scan test operation.
BYPASS
When the BYPASS instruction is loaded in the instruction register
and the TAP is placed in a Shift-DR state, the bypass register is
placed between the TDI and TDO pins. The advantage of the
BYPASS instruction is that it shortens the boundary scan path
when multiple devices are connected together on a board.
EXTEST
The EXTEST instruction drives the preloaded data out through
the system output pins. This instruction also connects the
boundary scan register for serial access between the TDI and
TDO in the Shift-DR controller state.
EXTEST OUTPUT BUS TRISTATE
IEEE Standard 1149.1 mandates that the TAP controller be able
to put the output bus into a tristate mode.
The boundary scan register has a special bit located at bit #47.
When this scan cell, called the “extest output bus tristate,” is
latched in the preload register during the Update-DR state in the
TAP controller, it directly controls the state of the output (Q-bus)
pins, when the EXTEST is entered as the current instruction.
When HIGH, it enables the output buffers to drive the output bus.
When LOW, this bit places the output bus into a High Z condition.
This bit can be set by entering the SAMPLE/PRELOAD or
EXTEST command, and then shifting the desired bit into that cell,
during the Shift-DR state. During Update-DR, the value loaded
into that shift-register cell latches into the preload register. When
the EXTEST instruction is entered, this bit directly controls the
output Q-bus pins. Note that this bit is preset HIGH to enable the
output when the device is powered up, and also when the TAP
controller is in the Test-Logic-Reset state.
Reserved
These instructions are not implemented but are reserved for
future use. Do not use these instructions.
Page 12 of 29
CY7C1143KV18, CY7C1145KV18
TAP Controller State Diagram
The state diagram for the TAP controller follows. [14]
1
Test-Logic
Reset
0
0
Test-Logic/
Idle
1
Select
DR-Scan
1
1
Select
IR-Scan
0
0
1
1
Capture-DR
Capture-IR
0
0
Shift-DR
0
Shift-IR
1
1
Exit1-DR
1
Exit1-IR
0
1
0
Pause-DR
0
Pause-IR
1
0
1
0
Exit2-DR
0
Exit2-IR
1
1
Update-IR
Update-DR
1
0
0
1
0
Note
14. The 0/1 next to each state represents the value at TMS at the rising edge of TCK.
Document Number: 001-58910 Rev. *D
Page 13 of 29
CY7C1143KV18, CY7C1145KV18
TAP Controller Block Diagram
0
Bypass Register
2
Selection
Circuitry
TDI
1
0
Selection
Circuitry
Instruction Register
31
30
29
.
.
2
1
0
1
0
TDO
Identification Register
106
.
.
.
.
2
Boundary Scan Register
TCK
TAP Controller
TMS
TAP Electrical Characteristics
Over the Operating Range
Parameter [15, 16, 17]
Description
Test Conditions
Min
Max
Unit
VOH1
Output HIGH voltage
IOH =2.0 mA
1.4
–
V
VOH2
Output HIGH voltage
IOH =100 A
1.6
–
V
VOL1
Output LOW voltage
IOL = 2.0 mA
0.4
V
VOL2
Output LOW voltage
IOL = 100 A
0.2
V
VIH
Input HIGH voltage
–
VIL
Input LOW voltage
–
IX
Input and output load current
GND  VI  VDD
0.65 × VDD VDD + 0.3
V
–0.3
0.35 × VDD
V
–5
5
A
Notes
15. These characteristics pertain to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in the Electrical Characteristics on page 20.
16. Overshoot: VIH(AC) < VDDQ + 0.35 V (Pulse width less than tCYC/2), Undershoot: VIL(AC) > 0.3 V (Pulse width less than tCYC/2).
17. All Voltage referenced to Ground.
Document Number: 001-58910 Rev. *D
Page 14 of 29
CY7C1143KV18, CY7C1145KV18
TAP AC Switching Characteristics
Over the Operating Range
Parameter [18, 19]
Description
Min
Max
Unit
50
–
ns
TCK Clock Frequency
–
20
MHz
TCK Clock HIGH
20
–
ns
TCK Clock LOW
20
–
ns
tTMSS
TMS Setup to TCK Clock Rise
5
–
ns
tTDIS
TDI Setup to TCK Clock Rise
5
–
ns
tCS
Capture Setup to TCK Rise
5
–
ns
tTMSH
TMS Hold after TCK Clock Rise
5
–
ns
tTDIH
TDI Hold after Clock Rise
5
–
ns
tCH
Capture Hold after Clock Rise
5
–
ns
tTDOV
TCK Clock LOW to TDO Valid
–
10
ns
tTDOX
TCK Clock LOW to TDO Invalid
0
–
ns
tTCYC
TCK Clock Cycle Time
tTF
tTH
tTL
Setup Times
Hold Times
Output Times
Notes
18. tCS and tCH refer to the setup and hold time requirements of latching data from the boundary scan register.
19. Test conditions are specified using the load in TAP AC Test Conditions. tR/tF = 1 ns.
Document Number: 001-58910 Rev. *D
Page 15 of 29
CY7C1143KV18, CY7C1145KV18
TAP Timing and Test Conditions
Figure 3 shows the TAP timing and test conditions. [20]
Figure 3. TAP Timing and Test Conditions
0.9 V
All Input Pulses
1.8 V
0.9 V
50 
TDO
0V
Z0 = 50 
(a)
CL = 20 pF
tTH
GND
tTL
Test Clock
TCK
tTMSH
tTMSS
tTCYC
Test Mode Select
TMS
tTDIS
tTDIH
Test Data In
TDI
Test Data Out
TDO
tTDOV
tTDOX
Note
20. Test conditions are specified using the load in TAP AC Test Conditions. tR/tF = 1 ns.
Document Number: 001-58910 Rev. *D
Page 16 of 29
CY7C1143KV18, CY7C1145KV18
Identification Register Definitions
Value
Instruction Field
CY7C1143KV18
CY7C1145KV18
000
000
Cypress device ID (28:12)
11010010101010101
11010010101100101
Cypress JEDEC ID (11:1)
00000110100
00000110100
1
1
Revision number (31:29)
ID register presence (0)
Description
Version number.
Defines the type of SRAM.
Allows unique identification of
SRAM vendor.
Indicates the presence of an ID
register.
Scan Register Sizes
Register Name
Bit Size
Instruction
3
Bypass
1
ID
32
Boundary Scan
107
Instruction Codes
Instruction
Code
Description
EXTEST
000
Captures the input and output ring contents.
IDCODE
001
Loads the ID register with the vendor ID code and places the register between TDI and TDO.
This operation does not affect SRAM operation.
SAMPLE Z
010
Captures the input and output contents. Places the boundary scan register between TDI and
TDO. Forces all SRAM output drivers to a High Z state.
RESERVED
011
Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD
100
Captures the input and output ring contents. Places the boundary scan register between TDI
and TDO. Does not affect the SRAM operation.
RESERVED
101
Do not use: This instruction is reserved for future use.
RESERVED
110
Do not use: This instruction is reserved for future use.
BYPASS
111
Places the bypass register between TDI and TDO. This operation does not affect SRAM
operation.
Document Number: 001-58910 Rev. *D
Page 17 of 29
CY7C1143KV18, CY7C1145KV18
Boundary Scan Order
Bit #
Bump ID
Bit #
Bump ID
Bit #
Bump ID
Bit #
Bump ID
0
6R
28
10G
56
6A
84
2J
1
6P
29
9G
57
5B
85
3K
2
6N
30
11F
58
5A
86
3J
3
7P
31
11G
59
4A
87
2K
4
7N
32
9F
60
5C
88
1K
5
7R
33
10F
61
4B
89
2L
6
8R
34
11E
62
3A
90
3L
7
8P
35
10E
63
1H
91
1M
8
9R
36
10D
64
1A
92
1L
9
11P
37
9E
65
2B
93
3N
10
10P
38
10C
66
3B
94
3M
11
10N
39
11D
67
1C
95
1N
12
9P
40
9C
68
1B
96
2M
13
10M
41
9D
69
3D
97
3P
14
11N
42
11B
70
3C
98
2N
15
9M
43
11C
71
1D
99
2P
16
9N
44
9B
72
2C
100
1P
17
11L
45
10B
73
3E
101
3R
18
11M
46
11A
74
2D
102
4R
19
9L
47
Internal
75
2E
103
4P
20
10L
48
9A
76
1E
104
5P
21
11K
49
8B
77
2F
105
5N
22
10K
50
7C
78
3F
106
5R
23
9J
51
6C
79
1G
24
9K
52
8A
80
1F
25
10J
53
7A
81
3G
26
11J
54
7B
82
2G
27
11H
55
6B
83
1J
Document Number: 001-58910 Rev. *D
Page 18 of 29
CY7C1143KV18, CY7C1145KV18
Power Up Sequence in QDR II+ SRAM
QDR II+ SRAMs must be powered up and initialized in a
predefined manner to prevent undefined operations.
Power Up Sequence
■
Apply power and drive DOFF either HIGH or LOW (All other
inputs can be HIGH or LOW).
❐ Apply VDD before VDDQ.
❐ Apply VDDQ before VREF or at the same time as VREF.
❐ Drive DOFF HIGH.
■
Provide stable DOFF (HIGH), power and clock (K, K) for 20 s
to lock the PLL.
PLL Constraints
■
PLL uses K clock as its synchronizing input. The input must
have low phase jitter, which is specified as tKC Var.
■
The PLL functions at frequencies down to 120 MHz.
■
If the input clock is unstable and the PLL is enabled, then the
PLL may lock onto an incorrect frequency, causing unstable
SRAM behavior. To avoid this, provide 20 s of stable clock to
relock to the desired clock frequency.
~
~
Figure 4. Power Up Waveforms
K
K
~
~
Unstable Clock
> 20μs Stable clock
Start Normal
Operation
Clock Start (Clock Starts after V DD / V DDQ Stable)
VDD / VDDQ
DOFF
Document Number: 001-58910 Rev. *D
V DD / V DDQ Stable (< +/- 0.1V DC per 50ns )
Fix HIGH (or tie to VDDQ)
Page 19 of 29
CY7C1143KV18, CY7C1145KV18
Maximum Ratings
Operating Range
Exceeding maximum ratings may impair the useful life of the
device. These user guidelines are not tested.
Range
Commercial
Storage temperature ................................ –65 °C to +150 °C
Ambient
Temperature (TA)
0 °C to +70 °C
VDD [23]
1.8 ± 0.1 V 1.4 V to VDD
Ambient temperature 
with power applied ................................... –55 °C to +125 °C
Industrial
Supply voltage on VDD relative to GND .......–0.5 V to +2.9 V
Neutron Soft Error Immunity
Supply voltage on VDDQ relative to GND ...... –0.5 V to +VDD
DC applied to outputs in High Z ........ –0.5 V to VDDQ + 0.3 V
DC input voltage [21] ........................... –0.5 V to VDD + 0.3 V
Static discharge voltage 
(MIL-STD-883, M. 3015) ........................................ > 2,001 V
Latch up current ..................................................... > 200 mA
–40 °C to +85 °C
Test
Conditions Typ
Parameter
Description
LSBU
Logical
single-bit
upsets
25 °C
LMBU
Logical
multi-bit
upsets
SEL
Single event
latch up
Current into outputs (LOW) ........................................ 20 mA
VDDQ [23]
Max*
Unit
197
216
FIT/
Mb
25 °C
0
0.01
FIT/
Mb
85 °C
0
0.1
FIT/
Dev
* No LMBU or SEL events occurred during testing; this column represents a
statistical 2, 95% confidence limit calculation. For more details refer to
application note, Accelerated Neutron SER Testing and Calculation of Terrestrial
Failure Rates - AN54908.
Electrical Characteristics
Over the Operating Range
DC Electrical Characteristics
Over the Operating Range
Parameter [22]
Description
Test Conditions
Min
Typ
Max
Unit
1.7
1.8
1.9
V
1.4
1.5
VDD
V
VDDQ/2 – 0.12
–
VDDQ/2 + 0.12
V
VDDQ/2 – 0.12
–
VDDQ/2 + 0.12
V
IOH =0.1 mA, nominal impedance
VDDQ – 0.2
–
VDDQ
V
IOL = 0.1 mA, nominal impedance
VSS
–
0.2
V
–
VREF + 0.1
–
VDDQ + 0.15
V
Input LOW voltage
–
–0.15
–
VREF – 0.1
V
Input leakage current
GND  VI  VDDQ
2
–
2
A
IOZ
Output leakage current
GND  VI  VDDQ, output disabled
VREF
Input reference voltage [26] Typical value = 0.75 V
VDD
Power supply voltage
–
VDDQ
I/O supply voltage
–
VOH
Output HIGH voltage
Note 24
VOL
Output LOW voltage
Note 25
VOH(LOW)
Output HIGH voltage
VOL(LOW)
Output LOW voltage
VIH
Input HIGH voltage
VIL
IX
2
–
2
A
0.68
0.75
0.95
V
Notes
21. Overshoot: VIH(AC) < VDDQ + 0.35 V (Pulse width less than tCYC/2), Undershoot: VIL(AC) > 0.3 V (Pulse width less than tCYC/2).
22. All Voltage referenced to Ground.
23. Power up: Assumes a linear ramp from 0 V to VDD(min) within 200 ms. During this time VIH < VDD and VDDQ < VDD.
24. Output are impedance controlled. IOH = (VDDQ/2)/(RQ/5) for values of 175 ohms < RQ < 350 ohms.
25. Output are impedance controlled. IOL = (VDDQ/2)/(RQ/5) for values of 175 ohms < RQ < 350 ohms.
26. VREF(min) = 0.68 V or 0.46 VDDQ, whichever is larger, VREF(max) = 0.95 V or 0.54 VDDQ, whichever is smaller.
Document Number: 001-58910 Rev. *D
Page 20 of 29
CY7C1143KV18, CY7C1145KV18
Electrical Characteristics (continued)
Over the Operating Range
DC Electrical Characteristics (continued)
Over the Operating Range
Parameter [22]
IDD [27]
ISB1
Description
VDD operating supply
Automatic power down
current
Test Conditions
Min
Typ
Max
Unit
VDD = Max, IOUT = 0 mA, 450 MHz (× 18)
f = fMAX = 1/tCYC
(× 36)
–
–
670
mA
–
–
930
400 MHz (× 18)
–
–
610
(× 36)
–
–
850
Max VDD, 
450 MHz (× 18)
Both ports deselected, 
(× 36)
VIN  VIH or VIN  VIL 
400 MHz (× 18)
f = fMAX = 1/tCYC, 
inputs static
(× 36)
–
–
310
–
–
310
–
–
290
–
–
290
mA
mA
mA
Note
27. The operation current is calculated with 50% read cycle and 50% write cycle.
Document Number: 001-58910 Rev. *D
Page 21 of 29
CY7C1143KV18, CY7C1145KV18
AC Electrical Characteristics
Over the Operating Range
Parameter [28]
Description
Test Conditions
Min
Typ
Max
Unit
VIH
Input HIGH voltage
–
VREF + 0.2
–
VDDQ + 0.24
V
VIL
Input LOW voltage
–
–0.24
–
VREF – 0.2
V
Max
Unit
4
pF
4
pF
Capacitance
Parameter [29]
Description
CIN
Input capacitance
CO
Output capacitance
Test Conditions
TA = 25 °C, f = 1 MHz, VDD = 1.8 V, VDDQ = 1.5 V
Thermal Resistance
Parameter [29]
Description
JA
Thermal resistance 
(junction to ambient)
JC
Thermal resistance 
(junction to case)
165-ball FBGA Unit
Package
Test Conditions
Test conditions follow standard test methods and
procedures for measuring thermal impedance, in
accordance with EIA/JESD51.
13.7
°C/W
3.73
°C/W
AC Test Loads and Waveforms
Figure 5. AC Test Loads and Waveforms
VREF = 0.75 V
VREF
0.75 V
VREF
Output
Z0 = 50 
Device
Under
Test
RL = 50 
RQ =
250
(a)
R = 50 
All Input Pulses
1.25 V
0.75 V
Output
Device
Under
VREF = 0.75 V Test ZQ
ZQ
0.75 V
Including
JIG and
Scope
5 pF
[30]
0.25 V
Slew Rate = 2 V/ns
RQ =
250 
(b)
Notes
28. Overshoot: VIH(AC) < VDDQ + 0.35 V (Pulse width less than tCYC/2), Undershoot: VIL(AC) > 0.3 V (Pulse width less than tCYC/2).
29. Tested initially and after any design or process change that may affect these parameters.
30. Unless otherwise noted, test conditions are based on signal transition time of 2 V/ns, timing reference levels of 0.75 V, Vref = 0.75 V, RQ = 250 , VDDQ = 1.5 V, input
pulse levels of 0.25 V to 1.25 V, and output loading of the specified IOL/IOH and load capacitance shown in (a) of Figure 5.
Document Number: 001-58910 Rev. *D
Page 22 of 29
CY7C1143KV18, CY7C1145KV18
Switching Characteristics
Over the Operating Range
Parameters [31, 32]
Cypress Consortium
Parameter Parameter
tPOWER
tKHKH
tCYC
tKH
tKHKL
tKL
tKLKH
tKHKH
tKHKH
Setup Times
tSA
tAVKH
tIVKH
tSC
tIVKH
tSCDDR
tDVKH
tSD
Hold Times
tKHAX
tHA
tKHIX
tHC
tHCDDR
tKHIX
tHD
tKHDX
Output Times
tCO
tCHQV
tDOH
tCHQX
tCCQO
tCQOH
tCQD
tCQDOH
tCQH
tCQHCQH
tCHCQV
tCHCQX
tCQHQV
tCQHQX
tCQHCQL
tCQHCQH
tCHZ
tCHQZ
tCHQX1
tCLZ
tCQHQVLD
tQVLD
PLL Timing
tKC Var
tKC Var
tKC lock
tKC lock
tKC Reset
tKC Reset
450 MHz
Description
400 MHz
Unit
Min
Max
Min
Max
VDD(typical) to the first access [33]
K clock cycle time
Input clock (K/K) HIGH
Input clock (K/K) LOW
K clock rise to K clock rise (rising edge to rising
edge)
1
2.2
0.4
0.4
0.94
–
8.4
–
–
–
1
2.5
0.4
0.4
1.06
–
8.4
–
–
–
ms
ns
ns
ns
ns
Address setup to K clock rise
Control setup to K clock rise (RPS, WPS)
DDR control setup to clock (K/K) rise (BWS0,
BWS1, BWS2, BWS3)
D[X:0] setup to clock (K/K) rise
0.275
0.275
0.22
–
–
–
0.4
0.4
0.28
–
–
–
ns
ns
ns
0.22
–
0.28
–
ns
Address hold after K clock rise
Control hold after K clock rise (RPS, WPS)
DDR control hold after clock (K/K) rise (BWS0,
BWS1, BWS2, BWS3)
D[X:0] hold after clock (K/K) rise
0.275
0.275
0.22
–
–
–
0.4
0.4
0.28
–
–
–
ns
ns
ns
0.22
–
0.28
–
ns
K/K clock rise to data valid
Data output hold after output K/K clock rise
(active to active)
K/K clock rise to echo clock valid
Echo clock hold after K/K clock rise
Echo clock high to data valid
Echo clock high to data invalid
Output clock (CQ/CQ) HIGH [34]
CQ clock rise to CQ clock rise (rising edge to
rising edge) [34]
Clock (K/K) rise to high Z (active to high Z) [35, 36]
Clock (K/K) rise to low Z [35, 36]
Echo clock high to QVLD valid [37]
–
–0.45
0.45
–
–
–0.45
0.45
–
ns
ns
–
–0.45
–
–0.15
0.85
0.85
0.45
–
0.15
–
–
–
–
–0.45
–
–0.20
1.0
1.0
0.45
–
0.20
–
–
–
ns
ns
ns
ns
ns
ns
–
–0.45
–0.15
0.45
–
0.15
–
–0.45
–0.20
0.45
–
0.20
ns
ns
ns
–
20
30
0.15
–
–
–
20
30
0.20
–
–
ns
s
ns
Clock phase jitter
PLL lock time (K)
K static to PLL reset [38]
Notes
31. Unless otherwise noted, test conditions are based on signal transition time of 2 V/ns, timing reference levels of 0.75 V, VREF = 0.75 V, RQ = 250 , VDDQ = 1.5 V, input
pulse levels of 0.25 V to 1.25 V, and output loading of the specified IOL/IOH and load capacitance shown in (a) of Figure 5 on page 22.
32. When a part with a maximum frequency above 400 MHz is operating at a lower clock frequency, it requires the input timings of the frequency range in which it is being
operated and outputs data with the output timings of that frequency range.
33. This part has a voltage regulator internally; tPOWER is the time that the power must be supplied above VDD(minimum) initially before a read or write operation can be
initiated.
34. These parameters are extrapolated from the input timing parameters (tCYC/2 – 250 ps, where 250 ps is the internal jitter). These parameters are only guaranteed by
design and are not tested in production.
35. tCHZ, tCLZ, are specified with a load capacitance of 5 pF as in (b) of Figure 5 on page 22. Transition is measured ±100 mV from steady-state voltage.
36. At any voltage and temperature tCHZ is less than tCLZ and tCHZ less than tCO.
37. tQVLD spec is applicable for both rising and falling edges of QVLD signal.
38. Hold to >VIH or <VIL.
Document Number: 001-58910 Rev. *D
Page 23 of 29
CY7C1143KV18, CY7C1145KV18
Switching Waveforms
Read/Write/Deselect Sequence
Figure 6. Waveform for 2.0 Cycle Read Latency [39, 40, 41]
NOP
1
READ
2
WRITE
3
READ
4
NOP
6
WRITE
5
7
8
K
t KH
t CYC
t KL
t KHKH
K
RPS
t SC
tHC
t SC
t HC
WPS
A
A0
A1
A3
A2
t HD
t SA t HA
t SD
D
t HD
t SD
D10
D11
D12
D13
D30
D31
D32
D33
t QVLD
t QVLD
QVLD
t CLZ
Q
tDOH
t
CO
Q00
(Read Latency = 2.0 Cycles)
tCQDOH
tCQD
Q01
Q02
Q03
Q20
Q21
Q22
tCHZ
Q23
tCCQO
tCQOH
CQ
t CQH
t CQHCQH
tCQOH
t CCQO
CQ
DON’T CARE
UNDEFINED
Notes
39. Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, that is, A0 + 1.
40. Outputs are disabled (High Z) one clock cycle after a NOP.
41. In this example, if address A2 = A1, then data Q20 = D10, Q21 = D11, Q22 = D12, and Q23 = D13. Write data is forwarded immediately as read results. This note
applies to the whole diagram.
Document Number: 001-58910 Rev. *D
Page 24 of 29
CY7C1143KV18, CY7C1145KV18
Ordering Information
The following table contains only the parts that are currently available. If you do not see what you are looking for, contact your local
sales representative. For more information, visit the Cypress website at www.cypress.com and refer to the product summary page at
http://www.cypress.com/products
Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives and distributors. To find the office
closest to you, visit us at http://www.cypress.com/go/datasheet/offices.
Table 1. Ordering Information
Speed
(MHz)
450
Ordering Code
CY7C1143KV18-450BZC
Package
Diagram
51-85180 165-ball FBGA (13 × 15 × 1.4 mm)
CY7C1145KV18-450BZXC
400
CY7C1143KV18-400BZC
Package Type
Operating
Range
Commercial
165-ball FBGA (13 × 15 × 1.4 mm) Pb-free
51-85180 165-ball FBGA (13 × 15 × 1.4 mm)
CY7C1145KV18-400BZXC
165-ball FBGA (13 × 15 × 1.4 mm) Pb-free
CY7C1143KV18-400BZI
165-ball FBGA (13 × 15 × 1.4 mm)
CY7C1145KV18-400BZXI
165-ball FBGA (13 × 15 × 1.4 mm) Pb-free
Commercial
Industrial
Ordering Code Definitions
CY
7
C 11XX K V18 - XXX BZ
X
X
Temperature Range: X = C or I 
C = Commercial = 0 C to +70 C; I = Industrial = –40 C to 85 C
X = Pb-free; X Absent = Leaded
Package Type: 
BZ = 165-ball FBGA
Speed Grade: XXX = 450 MHz or 400 MHz
V18 = 1.8 V VDD
Process Technology: K = 65 nm
Part Identifier: 11XX = 1143 or 1145
Technology Code: C = CMOS
Marketing Code: 7 = SRAMs
Company ID: CY = Cypress
Document Number: 001-58910 Rev. *D
Page 25 of 29
CY7C1143KV18, CY7C1145KV18
Package Diagram
Figure 7. 165-ball FBGA (13 × 15 × 1.4 mm) BB165D/BW165D (0.5 Ball Diameter) Package Outline, 51-85180
51-85180 *E
Document Number: 001-58910 Rev. *D
Page 26 of 29
CY7C1143KV18, CY7C1145KV18
Acronyms
Acronym
Document Conventions
Description
Units of Measure
DDR
double data rate
EIA
electronic industries alliance
°C
degree Celsius
FBGA
fine-pitch ball grid array
MHz
megahertz
HSTL
high-speed transceiver logic
µA
microampere
I/O
input/output
µs
microsecond
JEDEC
joint electron devices engineering council
mA
milliampere
JTAG
joint test action group
mm
millimeter
LSB
least significant bit
ms
millisecond
LMBU
logical multiple-bit upset
mV
millivolt
LSBU
logical single-bit upset
ns
nanosecond
MSB
most significant bit

ohm
PLL
phase locked loop
%
percent
QDR
quad data rate
pF
picofarad
SEL
single event latch up
V
volt
SRAM
static random access memory
W
watt
TAP
test access port
TCK
test clock
TMS
test mode select
TDI
test data-in
TDO
test data-out
Document Number: 001-58910 Rev. *D
Symbol
Unit of Measure
Page 27 of 29
CY7C1143KV18, CY7C1145KV18
Document History Page
Document Title: CY7C1143KV18/CY7C1145KV18, 18-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.0 Cycle Read
Latency)
Document Number: 001-58910
Rev.
ECN
Orig. of
Change
Submission
Date
Description of Change
**
2864051
VKN
01/22/2010
New data sheet.
*A
2897150
NJY
03/22/2010
Updated Ordering Information (Removed Inactive parts).
*B
3081152
NJY
11/09/2010
Changed status from Preliminary to Final.
Updated Ordering Information (Updated part numbers) and added Ordering
Code Definitions.
Added Acronyms and Units of Measure.
*C
3551057
NJY
03/14/2012
Updated Features (Removed CY7C1141KV18 and CY7C1156KV18 parts
related information).
Updated Configurations (Removed CY7C1141KV18 and CY7C1156KV18
parts related information).
Updated Functional Description (Removed CY7C1141KV18 and
CY7C1156KV18 parts related information).
Updated Selection Guide (Removed 375 MHz and 333 MHz frequencies
related information).
Removed Logic Block Diagram – CY7C1141KV18.
Removed Logic Block Diagram – CY7C1156KV18.
Updated Pin Configurations (Removed CY7C1141KV18 and CY7C1156KV18
parts related information).
Updated Pin Definitions (Removed CY7C1141KV18 and CY7C1156KV18
parts related information).
Updated
Functional
Overview
(Removed
CY7C1141KV18
and
CY7C1156KV18 parts related information).
Updated Truth Table (Removed CY7C1141KV18 and CY7C1156KV18 parts
related information).
Updated Write Cycle Descriptions (Removed CY7C1141KV18 part related
information).
Removed Write Cycle Descriptions corresponding to CY7C1156KV18.
Updated Identification Register Definitions (Removed CY7C1141KV18 and
CY7C1156KV18 parts related information).
Updated Electrical Characteristics (Updated DC Electrical Characteristics
(Removed 375 MHz and 333 MHz frequencies related information)).
Updated Switching Characteristics (Removed 375 MHz and 333 MHz
frequencies related information).
Updated Ordering Information (Updated part numbers).
Updated Package Diagram.
*D
3734845
PRIT
09/05/2012
Updated Ordering Information (Updated part numbers).
Document Number: 001-58910 Rev. *D
Page 28 of 29
CY7C1143KV18, CY7C1145KV18
Sales, Solutions, and Legal Information
Worldwide Sales and Design Support
Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office
closest to you, visit us at Cypress Locations.
Products
Automotive
Clocks & Buffers
Interface
Lighting & Power Control
PSoC Solutions
cypress.com/go/automotive
cypress.com/go/clocks
psoc.cypress.com/solutions
cypress.com/go/interface
PSoC 1 | PSoC 3 | PSoC 5
cypress.com/go/powerpsoc
cypress.com/go/plc
Memory
Optical & Image Sensing
PSoC
Touch Sensing
USB Controllers
Wireless/RF
cypress.com/go/memory
cypress.com/go/image
cypress.com/go/psoc
cypress.com/go/touch
cypress.com/go/USB
cypress.com/go/wireless
© Cypress Semiconductor Corporation, 2010-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of
any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for
medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as
critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems
application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.
Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign),
United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of,
and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress
integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without
the express written permission of Cypress.
Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not
assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where
a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturer
assumes all risk of such use and in doing so indemnifies Cypress against all charges.
Use may be limited by and subject to the applicable Cypress software license agreement.
Document Number: 001-58910 Rev. *D
Revised September 5, 2012
Page 29 of 29
QDR RAMs and Quad Data Rate RAMs comprise a new family of products developed by Cypress, IDT, NEC, Renesas, and Samsung. All product and company names mentioned in this document
are the trademarks of their respective holders.