NSC LMV111 Operational amplifier with bias network Datasheet

LMV111
Operational Amplifier with Bias Network
General Description
Features
The LMV111 integrates a rail-to-rail op amp with a V+/2 bias
circuit into one ultra tiny package, SC70-5 or SOT23-5. The
core op amp of the LMV111 is an LMV321, which provides
rail-to-rail output swing, excellent speed-power ratio, 1MHz
bandwidth, and 1V/µs of slew rate with low supply current.
The LMV111 reduces external component count. It is a cost
effective solution for applications where low voltage operation, low power consumption, space saving, and reliable performance are needed. It enables the design of small portable
electronic devices, and allows the designer to place the device closer to the signal source to reduce noise pickup and
increase signal integrity.
(For 5V Supply, Typical Unless Otherwise Noted)
n Resistor ratio matching
1% (typ)
n Space saving package
SC70-5 & SOT23-5
n Industrial temp. range
−40˚C to +85˚C
n Low supply current
130µA
n Gain-bandwidth product
1MHz
n Rail-to-Rail output swing
n Guaranteed 2.7V and 5V performance
Applications
n
n
n
n
n
General purpose portable devices
Active filters
Mobile communications
Battery powered electronics
Microphone preamplifiers
Connection Diagrams
DS101262-21
© 1999 National Semiconductor Corporation
DS101262
www.national.com
LMV111 Operational Amplifier with Bias Network
December 1999
LMV111
Connection Diagrams
(Continued)
5-Pin SC70-5
(M7)
5-Pin SOT23-5
(M5)
DS101262-19
Top View
DS101262-20
Top View
Ordering Information
Package
SC70-5
SOT23-5
www.national.com
Part Number
LMV111M7
LMV111M7X
LMV111M5
LMV111M5X
Marking
Transport Media
1k Units Tape and Reel
A42
3k Units Tape and Reel
1k Units Tape and Reel
A37A
3k Units Tape and Reel
2
NSC Drawing
MAA05A
MA05B
Junction Temp. (TJ max) (Note 5)
Mounting Temperature
150˚C
Infrared or Convection (20 sec)
235˚C
Operating Ratings (Note 1)
ESD Tolerance (Note 2)
Machine Model
200V
Human Body Model
Supply Voltage
1500V
Supply Voltage (V+–V −)
2.7V to 5.0V
−40˚C ≤ TJ ≤ 85˚C
Temperature Range
5.5V
Thermal Resistance (θJA)
Output Short Circuit to V
+
(Note 3)
5-pin SC70-5
478˚C/W
Output Short Circuit to V
−
(Note 4)
5-pin SOT23-5
265˚C/W
Storage Temp. Range
−65˚C to 150˚C
2.7V Electrical Characteristics
Unless otherwise specified, all limits guaranteed for T
its apply at the temperature extremes.
Symbol
VO
J
= 25˚C, V+ = 2.7V, V− = 0V, VO = V+/2 and RL > 1 MΩ. Boldface limConditions
Typ
(Note 6)
Limit
(Note 7)
RL = 10kΩ to 1.35V
V+ −0.01
V+ −0.1
V
min
0.06
0.18
V
max
80
170
µA
max
Parameter
Output Swing
IS
Supply Current
GBWP
Gain-Bandwidth Product
Φm
Gm
Units
1
%
1
MHz
Phase Margin
60
Deg
Gain Margin
10
dB
Resistor Ratio Matching
CL = 200pF
5V Electrical Characteristics
Unless otherwise specified, all limits guaranteed for T
apply at the temperature extremes.
Symbol
VO
J
= 25˚C, V+ = 5V, V− = 0V, VO = V+/2 and RL > 1 MΩ. Boldface limits
Parameter
Output Swing
Conditions
Output Current
IS
Supply Current
GBWP
Gain-Bandwidth Product
φm
Gm
SR
Slew Rate
+
Limit
(Note 7)
+
Units
V −0.04
V −0.3
V+ −0.4
V
min
0.12
0.3
0.4
V
max
V+ −0.01
V+ −0.1
V+ −0.2
V
min
0.065
0.18
0.28
V
max
Sourcing, VO = OV
60
5
mA
min
Sinking, VO = 5V
160
10
mA
min
130
250
350
µA
max
RL = 2kΩ to 2.5V
RL = 10kΩ to 2.5V
IO
Typ
(Note 6)
1
%
1
MHz
Phase Margin
60
Deg
Gain Margin
10
dB
1
V/µs
Resistor Ratio Matching
CL = 200pF
(Note 8)
Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.
Note 2: Human body model, 1.5kΩ in series with 100pF. Machine model, 0Ω in series with 100pF.
3
www.national.com
LMV111
Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
LMV111
5V Electrical Characteristics
(Continued)
Note 3: Shorting circuit output to V+ will adversely affect reliability.
Note 4: Shorting circuit output to V - will adversely affect reliability.
Note 5: The maximum power dissipation is a function of TJ(max), θJA, and TA. The maximum allowable power dissipation at any ambient temperature is
P D = (TJ(max)–TA)/θJA. All numbers apply for packages soldered directly into a PC board.
Note 6: Typical values represent the most likely parametric norm.
Note 7: All limits are guaranteed by testing or statistical analysis.
Note 8: Connected as voltage follower with 3V step input. Number specified is the slower of the positive and negative slew rates.
Typical Performance Characteristics
(Unless otherwise specified, VS = +5V, single supply, TA =
25˚C.)
Supply Current vs.
Supply Voltage
Sourcing Current vs.
Output Voltage
DS101262-1
Sinking Current vs.
Output Voltage
DS101262-2
Sinking Current vs.
Output Voltage
DS101262-4
Open Loop Frequency vs.
Response
DS101262-3
Open Loop Frequency vs.
Response
DS101262-5
Open Loop Frequency
Response vs. Temperature
DS101262-7
www.national.com
Sourcing Current vs.
Output Voltage
Gain and Phase vs.
Capacitive Load
DS101262-8
4
DS101262-6
DS101262-9
(Unless otherwise specified, VS = +5V, single supply, TA =
Gain and Phase vs.
Capacitive Load
Slew Rate vs.
Supply Voltage
Non-Inverting Large Signal Pulse
Response
DS101262-11
DS101262-10
Non-Inverting Small Signal Pulse
Response
Inverting Large Signal Pulse
Response
DS101262-13
Open Loop Output
Impedance vs. Frequency
DS101262-12
Inverting Small Signal Pulse
Response
DS101262-14
Short Circuit Current vs.
Temperature (Sinking)
DS101262-15
Short Circuit Current vs.
Temperature (Sourcing)
DS101262-16
DS101262-17
5
DS101262-18
www.national.com
LMV111
Typical Performance Characteristics
25˚C.) (Continued)
LMV111
Typical Performance Characteristics
(Unless otherwise specified, VS = +5V, single supply, TA =
25˚C.) (Continued)
Output Voltage Swing vs.
Supply Voltage
DS101262-22
Application Section
The LMV111 integrates a rail-to-rail op amp and a V +/2 bias
circuit into one ultra tiny package. With its small footprint and
reduced component count for bias network, it enables the
design of smaller portable electronic products, such as cellular phones, pagers, PDAs, PCMCIA cards, etc. In addition,
the integration solution minimizes printed circuit board stray
capacitance, and reduces the complexity of circuit design.
The core op amp of this family is National’s LMV321.
1.0 Supply Bypassing
The application circuits in this datasheet do not show the
power supply connections and the associated bypass capacitors for simplification. When the circuits are built, it is always required to have bypass capacitors. Ceramic disc capacitors (0.1µF) or solid tantalum (1µF) with short leads, and
located close to the IC are usually necessary to prevent interstage coupling through the power supply internal impedance. Inadequate bypassing will manifest itself by a low frequency oscillation or by high frequency instabilities.
Sometimes, a 10µF (or larger) capacitor is used to absorb
low frequency variations and a smaller 0.1µF disc is paralleled across it to prevent any high frequency feedback
through the power supply lines.
2.0 Input Voltage Range
The input voltage should be within the supply rails. The ESD
protection circuitry at the input of the device includes a diode
between the input pin and the negative supply pin. Driving
the input more than 0.6V (at 25˚C) beyond the negative supply will turn on the diode and cause signal distortions.
DS101262-23
FIGURE 1. Resistive Isolation of a Heavy Capacitive
Load
The isolation resistor Riso and the CL form a pole to increase
stability by adding more phase margin to the overall system.
The desired performance depends on the value of Riso. A
50Ω to 100Ω isolation resistor is recommended for initial
evaluation. The bigger the Riso resistor value, the more
stable VOUT will be.
3.0 Capacitive Load Tolerance
The LMV111 can directly drive 200pF capacitive load with
unity gain without oscillation. The unity-gain follower is the
most sensitive configuration to capacitive loading. Direct capacitive loading reduces the phase margin of amplifiers. The
combination of the amplifier’s output impedance and the capacitive load induces phase lag. This results in either an underdamped pulse or oscillation. To drive a heavier capacitive
load, a resistive isolation can be used as shown in Figure 1.
www.national.com
6
LMV111
Application Section
(Continued)
4.0 Phase Inverting AC Amplifier
A single supply phase inverting AC amplifier is shown in Figure 2. The output voltage is biased at mid-supply, and AC input signal is amplified by (R2/R 1). Capacitor CIN acts as an
input AC coupling capacitor to block DC potentials. A capacitor of 0.1µF or larger can be used. The output of the LMV111
can swing rail-to-rail. To avoid output distortion, the
peak-to-peak amplitude of the input AC signal should be less
than VCC(R1/R2).
It is recommended that a small-valued capacitor is used
across the feedback resistor R2 to eliminate stability problems, prevent peaking of the response, and limit the bandwidth of the circuit. This can also help to reduce high frequency noise and some other interference.
DS101262-25
FIGURE 3. Fixed Current Source
6.0 Difference Amplifier
The difference amplifier allows the subtraction of two voltages or, as a special case, the cancellation of a signal common to two inputs. It is useful as a computational amplifier, in
making a differential to single-ended conversion or in rejecting a common mode signal.
DS101262-24
FIGURE 2. Phase Inverting AC Amplifier
5.0 Fixed Current Source
A multiple fixed current source is show in Figure 3. A reference voltage (VREF = 2.5V) is established across resistor R3
by the voltage divider (R 3 and R4). Negative feedback is
used to cause the voltage drop across R1 to be equal to
VREF. This controls the emitter current of transistor Q1 and if
we neglect the base current of Q1 and Q2, essentially this
same current is available out of the collector of Q1. A Darlington connection can be used to reduce errors due to the
bias current of Q1.
DS101262-26
FIGURE 4. Difference Amplifier
7
www.national.com
LMV111
Physical Dimensions
inches (millimeters) unless otherwise noted
5-Pin SC70-5 Tape and Reel
Order Numbers LMV111M7 and LMV111M7X
NS Package Number MAA05A
www.national.com
8
LMV111 Operational Amplifier with Bias Network
Physical Dimensions
inches (millimeters) unless otherwise noted (Continued)
5-Pin SOT23-5 Tape and Reel
Order Numbers LMV111M5 and LMV111M5X
NS Package Number MA05B
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL
COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or
systems which, (a) are intended for surgical implant
into the body, or (b) support or sustain life, and
whose failure to perform when properly used in
accordance with instructions for use provided in the
labeling, can be reasonably expected to result in a
significant injury to the user.
National Semiconductor
Corporation
Americas
Tel: 1-800-272-9959
Fax: 1-800-737-7018
Email: [email protected]
www.national.com
National Semiconductor
Europe
Fax: +49 (0) 1 80-530 85 86
Email: [email protected]
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80
2. A critical component is any component of a life
support device or system whose failure to perform
can be reasonably expected to cause the failure of
the life support device or system, or to affect its
safety or effectiveness.
National Semiconductor
Asia Pacific Customer
Response Group
Tel: 65-2544466
Fax: 65-2504466
Email: [email protected]
National Semiconductor
Japan Ltd.
Tel: 81-3-5639-7560
Fax: 81-3-5639-7507
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.
Similar pages