ALSC AS6VA25616-TI 2.7v to 3.3v 256k x 16 intelliwatt low-power cmos sram with one chip enable Datasheet

October 2000
AS6VA25616
®
2.7V to 3.3V 256K × 16 Intelliwatt™ low-power CMOS SRAM with one chip enable
Features
• AS6VA25616
• Intelliwatt™ active power circuitry
• Industrial and commercial temperature ranges available
• Organization: 262,144 words × 16 bits
• 2.7V to 3.3V at 55 ns
• Low power consumption: ACTIVE
- 132 mW at 3.3V and 55 ns
• 1.2V data retention
• Equal access and cycle times
• Easy memory expansion with CS, OE inputs
• Smallest footprint packages
- 48-ball FBGA
- 400-mil 44-pin TSOP II
• ESD protection ≥ 2000 volts
• Latch-up current ≥ 200 mA
• Low power consumption: STANDBY
- 66 µW max at 3.3V
A0
A1
A2
A3
A4
A6
A7
A8
A12
A13
I/O1–I/O8
I/O9–I/O16
Row Decoder
Logic block diagram
I/O
buffer
Pin arrangement (top view)
44-pin 400-mil TSOP II
44
A4
1
A5
A6
43
A3
2
A2
A7
42
3
OE
41
A1
4
A0
5
UB
40
CS
6
39
LB
I/O16
7
38
I/O1
I/O15
8
37
I/O2
I/O14
9
36
I/O3
I/O13
10
35
I/O4
VCC
VSS
11
34
VSS
VCC
12
33
13
32
I/O5
I/O12
14
31
I/O6
I/O11
15
30
I/O7
I/O10
I/O8
16
29
I/O9
17
28
WE
NC
18
A17
27
A8
19
26
A9
A16
20
25
A15
A10
24
A11
A14
21
23
A12
A13
22
VCC
256K × 16
Array
(4,194,304)
VSS
Control circuit
Column decoder
A5
A9
A10
A11
A14
A15
A16
A17
WE
UB
OE
LB
CS
48-CSP Ball-Grid-Array Package
A
B
C
D
E
F
G
H
1
LB
I/O9
I/O10
VSS
VCC
I/O15
I/O16
NC
2
OE
UB
I/O11
I/O12
I/O13
I/O14
NC
A8
3
A0
A3
A5
A17
NC
A14
A12
A9
4
A1
A4
A6
A7
A16
A15
A13
A10
5
A2
CS
I/O2
I/O4
I/O5
I/O6
WE
A11
6
NC
I/O1
I/O3
VCC
V SS
I/O7
I/O8
NC
Selection guide
VCC Range
Power Dissipation
Typ2
(V)
Max
(V)
Speed
(ns)
Operating (ICC)
Standby (ISB1)
Product
Min
(V)
Max (mA)
Max (µA)
AS6VA25616
2.7
3.0
3.3
55
2
20
10/6/00
ALLIANCE SEMICONDUCTOR
1
Copyright ©2000 Alliance Semiconductor. All rights reserved.
AS6VA25616
®
Functional description
The AS6VA25616 is a low-power CMOS 4,194,304-bit Static Random Access Memory (SRAM) device organized as 262,144 words × 16
bits. It is designed for memory applications where slow data access, low power, and simple interfacing are desired.
Equal address access and cycle times (tAA, tRC, tWC) of 55 ns are ideal for low-power applications. Active high and low chip selects (CS)
permit easy memory expansion with multiple-bank memory systems.
When CS is high, or UB and LB are high, the device enters standby mode: the AS6VA25616 is guaranteed not to exceed 66 µW power
consumption at 3.3V and 55 ns. The device also returns data when VCC is reduced to 1.5V for even lower power consumption.
A write cycle is accomplished by asserting write enable (WE) and chip select (CS) low, and UB and/or LB low. Data on the input pins
I/O1–O16 is written on the rising edge of WE (write cycle 1) or CS (write cycle 2). To avoid bus contention, external devices should drive
I/O pins only after outputs have been disabled with output enable (OE) or write enable (WE).
A read cycle is accomplished by asserting output enable (OE), chip select (CS), UB and LB low, with write enable (WE) high. The chip
drives I/O pins with the data word referenced by the input address. When either chip select or output enable is inactive, or write enable is
active, or (UB) and (LB), output drivers stay in high-impedance mode.
These devices provide multiple center power and ground pins, and separate byte enable controls, allowing individual bytes to be written
and read. LB controls the lower bits, I/O1–I/O8, and UB controls the higher bits, I/O9–I/O16.
All chip inputs and outputs are CMOS-compatible, and operation is from a single 2.7V to 3.3V supply. Device is available in the JEDEC
standard 400-mm, TSOP II, and 48-ball FBGA packages.
Absolute maximum ratings
Parameter
Device
Symbol
Min
Max
Unit
Voltage on VCC relative to V SS
VtIN
–0.5
VCC + 0.5
V
Voltage on any I/O pin relative to GND
VtI/O
–0.5
PD
–
Power dissipation
Storage temperature (plastic)
Tstg
V
1.0
–65
W
+150
o
C
Temperature with VCC applied
Tbias
–55
+125
oC
DC output current (low)
IOUT
–
20
mA
Note: Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and
functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied.
Exposure to absolute maximum rating conditions for extended periods may affect reliability.
Truth table
Supply
Current
I/O1–I/O8
I/O9–I/O16
Mode
ISB
High Z
High Z
Standby (ISB)
ICC
High Z
High Z
Output disable (ICC)
DOUT
High Z
High Z
DOUT
L
DOUT
DOUT
L
H
DIN
High Z
H
L
High Z
DIN
L
L
DIN
DIN
CS
WE
OE
LB
UB
H
X
X
X
X
L
X
X
H
H
L
H
H
X
X
L
H
H
L
L
L
L
H
L
L
X
ICC
ICC
Read (ICC)
Write (I CC)
Key: X = Don’t care, L = Low, H = High.
2
ALLIANCE SEMICONDUCTOR
10/6/00
AS6VA25616
®
Recommended operating condition (over the operating range)
Parameter
Description
Test Conditions
Min
VOH
Output HIGH Voltage
IOH = –2.1mA
VCC = 2.7V
VOL
Output LOW Voltage
IOL = 2.1mA
VCC = 2.7V
VIH
Input HIGH Voltage
VCC = 2.7V
V IL
Input LOW Voltage
VCC = 2.7V
IIX
Input Load Current
IOZ
Output Load Current
ICC
VCC Operating Supply
Current
Max
2.4
Unit
V
0.4
V
2.2
VCC + 0.5
V
–0.5
0.8
V
GND < VIN < VCC
–1
+1
µA
GND < VO < VCC; Outputs High Z
–1
+1
µA
VCC = 3.3V
2
mA
CS = VIL, VIN = V IL
or VIH, IOUT = 0mA,
f=0
ICC1 @
1 MHz
CS < 0.2V, VIN < 0.2V
Average VCC Operating
or VIN > VCC – 0.2V,
Supply Current at 1 MHz
f = 1 mS
VCC = 3.3V
5
mA
ICC2
Average VCC Operating CS ≠ VIL, VIN = VIL or
Supply Current
VIH, f = fMax
VCC = 3.3V (55 ns)
40
mA
ISB
CS > VIH or UB = LB
CS Power Down Current;
> VIH, other inputs =
TTL Inputs
VIL or V IH, f = 0
VCC = 3.3V
100
µA
ISB1
CS > VCC – 0.2V or
CS Power Down Current; UB = LB > VCC – 0.2V,
CMOS Inputs
other inputs = 0V –
VCC, f = fMax
VCC = 3.3V
20
µA
CS > VCC – 0.1V,
UB = LB = V CC – 0.1V
f=0
VCC = 1.2V
2
µA
Data Retention
ISBDR
Capacitance (f = 1 MHz, Ta = Room temperature, VCC = NOMINAL)2
Parameter
Symbol
Signals
Test conditions
Max
Unit
Input capacitance
CIN
A, CS, WE, OE, LB, UB
VIN = 0V
5
pF
I/O capacitance
CI/O
I/O
VIN = VOUT = 0V
7
pF
10/6/00
ALLIANCE SEMICONDUCTOR
3
AS6VA25616
®
Read cycle (over the operating range)3,9
Parameter
Symbol
Min
Max
Unit
Notes
Read cycle time
tRC
55
–
ns
Address access time
tAA
–
55
ns
3
Chip select (CS) access time
tACS
–
55
ns
3
Output enable (OE) access time
tOE
–
25
ns
Output hold from address change
tOH
10
–
ns
5
CS low to output in low Z
tCLZ
10
–
ns
4, 5
CS high to output in high Z
tCHZ
0
20
ns
4, 5
OE low to output in low Z
tOLZ
5
–
ns
4, 5
UB/LB access time
tBA
–
55
ns
UB/LB low to low Z
tBLZ
10
–
ns
4, 5
UB/LB high to high Z
tBHZ
0
20
ns
4, 5
OE high to output in high Z
tOHZ
0
20
ns
4, 5
Power up time
tPU
0
–
ns
4, 5
Power down time
tPD
–
55
ns
4, 5
Shaded areas indicate preliminary information.
Key to switching waveforms
Rising input
Falling input
Undefined/don’t care
Read waveform 1 (address controlled)3,6,7,9
tRC
Address
tOH
DOUT
tAA
tOH
Previous data valid
Data valid
Read waveform 2 (CS, OE, UB, LB controlled)3,6,8,9
tRC
Address
tAA
OE
tOE
tOLZ
tOH
CS
tOHZ
tACS
tLZ
tHZ
LB, UB
tBLZ
DOUT
4
tBA
tBHZ
Data valid
ALLIANCE SEMICONDUCTOR
10/6/00
AS6VA25616
®
Write cycle (over the operating range)11
Parameter
Symbol
Min
Max
Unit
Notes
Write cycle time
tWC
55
–
ns
Chip select to write end
tCW
40
–
ns
Address setup to write end
tAW
40
–
ns
Address setup time
tAS
0
–
ns
Write pulse width
tWP
35
–
ns
Address hold from end of write
tAH
0
–
ns
Data valid to write end
tDW
25
–
ns
Data hold time
tDH
0
–
ns
4, 5
Write enable to output in high Z
tWZ
0
20
ns
4, 5
Output active from write end
tOW
5
–
ns
4, 5
UB/LB low to end of write
tBW
35
–
ns
12
12
Shaded areas indicate preliminary information.
Write waveform 1 (WE controlled)10,11
tWC
Address
tAH
tCW
CS
tBW
LB, UB
tAW
tAS
tWP
WE
tDW
DIN
Data valid
tWZ
DOUT
tDH
tOW
Data undefined
High Z
Write waveform 2 (CS controlled)10,11
tWC
Address
tAS
CS
tAH
tCW
tAW
tBW
LB, UB
tWP
WE
tDW
DIN
DOUT
10/6/00
tCLZ
High Z
tWZ
Data undefined
ALLIANCE SEMICONDUCTOR
tDH
Data valid
tOW
High Z
5
AS6VA25616
®
Data retention characteristics (over the operating range) 13,5
Parameter
Symbol
Test conditions
Min
Max
Unit
VCC for data retention
VDR
1.2V
3.3
V
Data retention current
ICCDR
–
4
mA
Chip deselect to data retention time
tCDR
VCC = 1.2V
CS ≥ VCC – 0.1V or
UB = LB = > V CC – 0.1V
VIN ≥ VCC – 0.1V or
V IN ≤ 0.1V
0
–
ns
tRC
–
ns
Operation recovery time
tR
Data retention waveform
Data retention mode
VCC
VDR ≥ 1.2V
VCC
VCC
tCDR
tR
VDR
VIH
CS
VIH
AC test loads and waveforms
VCC
OUTPUT
Thevenin equivalent:
R1
R1
VCC
OUTPUT
30 pF
RTH
5 pF
ALL INPUT PULSES
R2
INCLUDING
JIG AND
SCOPE
VCC Typ
R2
INCLUDING
JIG AND
SCOPE
(a)
V
OUTPUT
GND
90%
10%
(b)
90%
< 5 ns
10%
(c)
Parameters
VCC = 3.0V
VCC = 2.5V
VCC = 2.0V
Unit
R1
1105
16670
15294
Ohms
R2
1550
15380
11300
Ohms
RTH
645
8000
6500
Ohms
VTH
1.75V
1.2V
0.85V
Volts
Notes
1
2
3
4
5
6
7
8
9
10
11
12
13
14
During VCC power-up, a pull-up resistor to VCC on CS is required to meet ISB specification.
This parameter is sampled, but not 100% tested.
For test conditions, see AC Test Conditions.
tCLZ and tCHZ are specified with CL = 5pF as in Figure C. Transition is measured ±500 mV from steady-state voltage.
This parameter is guaranteed, but not tested.
WE is HIGH for read cycle.
CS and OE are LOW for read cycle.
Address valid prior to or coincident with CS transition LOW.
All read cycle timings are referenced from the last valid address to the first transitioning address.
CS or WE must be HIGH during address transitions. Either CS or WE asserting high terminates a write cycle.
All write cycle timings are referenced from the last valid address to the first transitioning address.
N/A.
1.2V data retention applies to commercial and industrial temperature range operations.
C = 30pF, except at high Z and low Z parameters, where C = 5pF.
6
ALLIANCE SEMICONDUCTOR
10/6/00
AS6VA25616
®
Typical DC and AC characteristics
Normalized supply current
vs. supply voltage
Normalized access time
vs. supply voltage
1.4
1.0
2.5
Normalized TAA
VIN = VCC typ
TA = 25° C
1.0
3.0
0.8
0.6
0.4
0.75
Normalized ISB2
1.2
Normalized ICC
Normalized standby current
vs. ambient temperature
TA = 25° C
0.5
1.5
1.0
0.5
0.0
0.25
0.2
VCC = VCC typ
VIN = VCC typ
2.0
–0.5
0.0
1.7
2.2
2.7
3.2
3.7
0.0
1.7
Supply voltage (V)
2.2
2.7
3.2
3.7
–55
Supply Voltage (V)
25
105
Ambient temperature (°C)
Normalized standby current
vs. supply voltage
Normalized ICC
vs. Cycle Time
1.4
1.0
Normalized ICC
Normalized ISB
1.5
ISB2
1.2
0.8
0.6
0.4
VCC = 3.3V
TA = 25° C
1.0
0.50
VIN = VCC typ
TA = 25° C
0.2
0.10
0.0
2.8
1.9
Supply voltage (V)
1
1
3.7
5
10
Supply voltage (V)
15
Package diagrams and dimensions
44-pin TSOP II
c
44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23
Min (mm)
A
e He
44-pin TSOP II
Max
(mm)
1.2
A1
0.05
A2
0.95
1.05
b
0.25
0.45
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22
c
d
l
A2
A
0–5°
A1
b
d
18.28
18.54
e
10.06
10.26
He
11.56
11.96
E
E
l
10/6/00
ALLIANCE SEMICONDUCTOR
0.15 (typical)
0.80 (typical)
0.40
0.60
7
AS6VA25616
®
48-ball FBGA
Top View
Bottom View
6
5
4
3
2
1
Ball #A1 Index
Ball #A1
A
B
C
D
SRAM Die
C1
C
E
F
A
G
H
Elastomer
A
B
B1
Detail View
Side View
A
E2
D
E
E2
Y
E
Die
Die
E1
8
0.3/Typ
Minimum
Typical
Maximum
A
–
0.75
–
B
6.90
7.00
7.10
B1
–
3.75
–
C
10.90
11
11.10
C1
–
5.25
–
D
0.30
0.35
0.40
5. Typ: typical.
E
–
–
1.20
6. Y is coplanarity: 0.08 (max).
E1
–
0.68
–
E2
0.22
0.25
0.27
Y
–
–
0.08
Notes
1. Bump counts: 48 (8 row × 6 column).
2. Pitch: (x,y) = 0.75 mm × 0.75 mm (typ).
3. Units: millimeters.
4. All tolerance are ±0.050 unless otherwise specified.
ALLIANCE SEMICONDUCTOR
10/6/00
AS6VA25616
®
Ordering codes
Speed (ns)
55
55
Ordering Code
Package Type
AS6VA25616-TC
44-pin TSOP II
AS6VA25616-BC
48-ball fine pitch BGA
AS6VA25616-TI
44-pin TSOP II
AS6VA25616-BI
48-ball fine pitch BGA
Operating Range
Commercial
Industrial
Part numbering system
AS6VA
25616
T, B
C, I
SRAM Intelliwatt™ prefix
Device number
Package:
T: TSOP II
B: CSP BGA
Temperature range:
C: Commercial: 0° C to 70° C
I: Industrial: -40° C to 85° C
10/6/00
ALLIANCE SEMICONDUCTOR
9
Copyright ©2000 Alliance Semiconductor Corporation (Alliance)'s three-point logo, our name, and Intelliwatt™ are trademarks or r egistered trademarks of Alliance. All other brand and product names may be the trademarks of
their respective companies. Alliance reserves the right to make changes to this web site and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this web site. Alliance does
not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to fitness for a particular purpose, merchantability, or
infringement of any intellectual property rights, except as expressly agreed to in Alliance's Terms and Conditions of Sale (available from Alliance). All sales of Alliance products are made exclusively according to Alliance's
Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights, mask works rights, trademarks, or any other intellectual property rights of Alliance or third
parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of
Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indem nify Alliance against all claims arising from such use.
Similar pages