Cypress CY8C24223A Psocâ® mixed-signal array Datasheet

PSoC® Mixed-Signal Array
Final Data Sheet
Automotive:
CY8C24223A and CY8C24423A
Features
■ Powerful Harvard Architecture Processor
❐ M8C Processor Speeds to 12 MHz
❐ 8x8 Multiply, 32-Bit Accumulate
❐ Low Power at High Speed
❐ 4.75V to 5.25V Operating Voltage
❐ Extended Temp. Range: -40°C to +125°C
■ Precision, Programmable Clocking
❐ Internal ±4% 24 MHz Oscillator
❐ High-Accuracy 24 MHz with Optional 32 kHz
Crystal and PLL
❐ Optional External Oscillator, up to 24 MHz
❐ Internal Oscillator for Watchdog and Sleep
■ Advanced Peripherals (PSoC Blocks)
❐ 6 Rail-to-Rail Analog PSoC Blocks Provide:
- Up to 14-Bit ADCs
- Up to 9-Bit DACs
- Programmable Gain Amplifiers
- Programmable Filters and Comparators
❐ 4 Digital PSoC Blocks Provide:
- 8- to 32-Bit Timers, Counters, and PWMs
- CRC and PRS Modules
- Full-Duplex UART
- Multiple SPI™ Masters or Slaves
- Connectable to all GPIO Pins
❐ Complex Peripherals by Combining Blocks
■ Flexible On-Chip Memory
❐ 4K Bytes Flash Program Storage 100 Erase/
Write Cycles
❐ 256 Bytes SRAM Data Storage
❐ In-System Serial Programming (ISSP)
❐ Partial Flash Updates
❐ Flexible Protection Modes
Port 2
■ Programmable Pin Configurations
❐ 25 mA Sink on All GPIO
❐ Pull Up, Pull Down, High Z, Strong, or Open
Drain Drive Modes on All GPIO
❐ Up to 10 Analog Inputs on GPIO
❐ Two 30 mA Analog Outputs on GPIO
❐ Configurable Interrupt on All GPIO
Port 1
Port 0
Analog
Drivers
PSoC CORE
System Bus
Global Digital Interconnect
SRAM
256 Bytes
SROM
Global Analog Interconnect
Flash 4K
CPUCore (M8C)
Interrupt
Controller
Sleep and
Watchdog
Multiple Clock Sources
(Includes IMO, ILO, PLL, and ECO)
DIGITAL SYSTEM
ANALOG SYSTEM
Digital
Block Array
Analog
Block
Array
(1 Row,
4 Blocks)
(2 Columns,
6 Blocks)
Analog
Ref
Analog
Input
Muxing
■ Additional System Resources
❐ I2C™ Slave, Master, and Multi-Master to
400 kHz
❐ Watchdog and Sleep Timers
❐ User-Configurable Low Voltage Detection
❐ Integrated Supervisory Circuit
❐ On-Chip Precision Voltage Reference
■ Complete Development Tools
❐ Free Development Software
(PSoC Designer™)
❐ Full-Featured, In-Circuit Emulator and
Programmer
❐ Full Speed Emulation
❐ Complex Breakpoint Structure
❐ 128K Bytes Trace Memory
PSoC® Functional Overview
The PSoC® family consists of many Mixed-Signal Array with
On-Chip Controller devices. These devices are designed to
replace multiple traditional MCU-based system components
with one, low cost single-chip programmable device. PSoC
devices include configurable blocks of analog and digital logic,
as well as programmable interconnects. This architecture
allows the user to create customized peripheral configurations
that match the requirements of each individual application.
Additionally, a fast CPU, Flash program memory, SRAM data
memory, and configurable IO are included in a range of convenient pinouts and packages.
The PSoC architecture, as illustrated on the left, is comprised of
four main areas: PSoC Core, Digital System, Analog System,
and System Resources. Configurable global busing allows all
the device resources to be combined into a complete custom
system. The PSoC automotive CY8C24x23A group can have
up to three IO ports that connect to the global digital and analog
interconnects, providing access to 4 digital blocks and 6 analog
blocks.
The PSoC Core
Digital
Clocks
Multiply
Accum.
POR and LVD
Decimator
I2C
System Resets
Internal
Voltage
Ref.
The PSoC Core is a powerful engine that supports a rich feature set. The core includes a CPU, memory, clocks, and configurable GPIO (General Purpose IO).
SYSTEM RESOURCES
October 9, 2006
© Cypress Semiconductor Corp. 2004-2006 — Document No. 38-12029 Rev. *C
1
[+] Feedback
CY8C24x23A Automotive Data Sheet
PSoC® Overview
The M8C CPU core is a powerful processor with speeds up to
12 MHz, providing a two MIPS 8-bit Harvard architecture microprocessor. The CPU utilizes an interrupt controller with 11 vectors, to simplify programming of real time embedded events.
Program execution is timed and protected using the included
Sleep and Watch Dog Timers (WDT).
Digital peripheral configurations include those listed below.
■
PWMs (8 to 32 bit)
■
PWMs with Dead Band (8 to 32 bit)
■
Counters (8 to 32 bit)
■
Timers (8 to 32 bit)
Memory includes 4 KB of Flash for program storage and 256
bytes of SRAM for data storage. Program Flash utilizes four
protection levels on blocks of 64 bytes, allowing customized
software IP protection.
■
UART 8 bit with selectable parity
■
SPI Master and Slave
■
I2C Slave and Multi-Master (1 available as a System
Resource)
The PSoC device incorporates flexible internal clock generators, including a 24 MHz IMO (internal main oscillator) accurate
to 4% over temperature and voltage. A low power 32 kHz ILO
(internal low speed oscillator) is provided for the Sleep timer
and WDT. If crystal accuracy is desired, the ECO (32.768 kHz
external crystal oscillator) is available for use as a Real Time
Clock (RTC) and can optionally generate a crystal-accurate 24
MHz system clock using a PLL. The clocks, together with programmable clock dividers (as a System Resource), provide the
flexibility to integrate almost any timing requirement into the
PSoC device.
■
Cyclical Redundancy Checker/Generator (8 to 32 bit)
■
IrDA
■
Pseudo Random Sequence Generators (8 to 32 bit)
PSoC GPIOs provide connection to the CPU, digital and analog
resources of the device. Each pin’s drive mode may be selected
from eight options, allowing great flexibility in external interfacing. Every pin also has the capability to generate a system interrupt on high level, low level, and change from last read.
The Digital System
The Digital System is composed of 4 digital PSoC blocks. Each
block is an 8-bit resource that can be used alone or combined
with other blocks to form 8, 16, 24, and 32-bit peripherals, which
are called user module references.
The digital blocks can be connected to any GPIO through a
series of global buses that can route any signal to any pin. The
buses also allow for signal multiplexing and for performing logic
operations. This configurability frees your designs from the constraints of a fixed peripheral controller.
Digital blocks are provided in rows of four, where the number of
blocks varies by PSoC device family. This allows you the optimum choice of system resources for your application. Family
resources are shown in the table titled “PSoC Device Characteristics” on page 3.
The Analog System
The Analog System is composed of 6 configurable blocks, each
comprised of an opamp circuit allowing the creation of complex
analog signal flows. Analog peripherals are very flexible and
can be customized to support specific application requirements.
Some of the more common PSoC analog functions (most available as user modules) are listed below.
■
Analog-to-digital converters (up to 2, with 6- to 14-bit resolution, selectable as Incremental, Delta Sigma, and SAR)
■
Filters (2 and 4 pole band-pass, low-pass, and notch)
■
Amplifiers (up to 2, with selectable gain to 48x)
■
Instrumentation amplifiers (1 with selectable gain to 93x)
■
Comparators (up to 2, with 16 selectable thresholds)
DIGITAL SYSTEM
■
DACs (up to 2, with 6- to 9-bit resolution)
Digital PSoC Block Array
■
Multiplying DACs (up to 2, with 6- to 9-bit resolution)
■
High current output drivers (two with 30 mA drive as a PSoC
Core resource)
■
1.3V reference (as a System Resource)
■
DTMF Dialer
Port 1
Port 2
Port 0
To System Bus
8
Row 0
DBB00
DBB01
DCB02
To Analog
System
4
Row Output
Configuration
8
Row Input
Configuration
Digital Clocks
From Core
DCB03
4
GIE[7:0]
GIO[7:0]
Global Digital
Interconnect
8
8
■
Modulators
GOE[7:0]
■
Correlators
GOO[7:0]
■
Peak Detectors
■
Many other topologies possible
Digital System Block Diagram
October 9, 2006
Document No. 38-12029 Rev. *C
2
[+] Feedback
CY8C24x23A Automotive Data Sheet
PSoC® Overview
Analog blocks are arranged in a column of three, which
includes one CT (Continuous Time) and two SC (Switched
Capacitor) blocks, as shown in the figure below.
P0[6]
P0[5]
P0[4]
P0[3]
P0[2]
P0[1]
P0[0]
AGNDIn RefIn
P0[7]
P2[3]
P2[1]
P2[6]
Additional System Resources
System Resources, some of which have been previously listed,
provide additional capability useful to complete systems. Additional resources include a multiplier, decimator, switch mode
pump, low voltage detection, and power on reset. Brief statements describing the merits of each system resource are presented below.
■
Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to
both the digital and analog systems. Additional clocks can be
generated using digital PSoC blocks as clock dividers.
■
A multiply accumulate (MAC) provides a fast 8-bit multiplier
with 32-bit accumulate, to assist in both general math as well
as digital filters.
■
The decimator provides a custom hardware filter for digital
signal processing applications including the creation of Delta
Sigma ADCs.
■
The I2C module provides 100 and 400 kHz communication
over two wires. Slave, master, and multi-master modes are
all supported.
■
Low Voltage Detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced POR
(Power On Reset) circuit eliminates the need for a system
supervisor.
■
An internal 1.3V reference provides an absolute reference for
the analog system, including ADCs and DACs.
P2[4]
P2[2]
P2[0]
Array Input Configuration
ACI0[1:0]
ACI1[1:0]
PSoC Device Characteristics
Block Array
ACB00
ACB01
ASC10
ASD11
ASD20
ASC21
Depending on your PSoC device characteristics, the digital and
analog systems can have 16, 8, or 4 digital blocks and 12, 6, or
4 analog blocks. The following table lists the resources
available for specific PSoC device groups. The PSoC device
covered by this data sheet is highlighted below.
PSoC Device Characteristics
Analog
Columns
Analog
Blocks
SRAM
Size
Flash
Size
Analog System Block Diagram
Analog
Outputs
M8C Interface (Address Bus, Data Bus, Etc.)
AGNDIn
RefIn
Bandgap
Analog
Inputs
Reference
Generators
Digital
Blocks
RefHi
RefLo
AGND
Digital
Rows
Interface to
Digital System
Digital
IO
Analog Reference
CY8C29x66
up to
64
4
16
12
4
4
12
2K
32K
CY8C27x43
up to
44
2
8
12
4
4
12
256
Bytes
16K
CY8C24x94
49
1
4
48
2
2
6
1K
16K
CY8C24x23
up to
24
1
4
12
2
2
6
256
Bytes
4K
CY8C24x23A
up to
24
1
4
12
2
2
6
256
Bytes
4K
CY8C21x34
up to
28
1
4
28
0
2
4a
512
Bytes
8K
CY8C21x23
16
1
4
8
0
2
4a
256
Bytes
4K
PSoC Part
Number
a. Limited analog functionality.
October 9, 2006
Document No. 38-12029 Rev. *C
3
[+] Feedback
CY8C24x23A Automotive Data Sheet
PSoC® Overview
Getting Started
Development Tools
The quickest path to understanding the PSoC silicon is by reading this data sheet and using the PSoC Designer Integrated
Development Environment (IDE). This data sheet is an overview of the PSoC integrated circuit and presents specific pin,
register, and electrical specifications. For in-depth information,
along with detailed programming information, reference the
PSoC™ Mixed-Signal Array Technical Reference Manual.
PSoC Designer is a Microsoft® Windows-based, integrated
development environment for the Programmable System-onChip (PSoC) devices. The PSoC Designer IDE and application
runs on Windows NT 4.0, Windows 2000, Windows Millennium
(Me), or Windows XP. (Reference the PSoC Designer Functional Flow diagram below.)
Development Kits
Development Kits are available from the following distributors:
Digi-Key, Avnet, Arrow, and Future. The Cypress Online Store
at http://www.onfulfillment.com/cypressstore/ contains development kits, C compilers, and all accessories for PSoC development. Click on PSoC (Programmable System-on-Chip) to view
a current list of available items.
Tele-Training
PSoC Designer also supports a high-level C language compiler
developed specifically for the devices in the family.
Importable
Design
Database
Device
Database
Consultants
Certified PSoC Consultants offer everything from technical
assistance to completed PSoC designs. To contact or become a
PSoC Consultant, go to the following Cypress support web site:
http://www.cypress.com/support/cypros.cfm.
Technical Support
PSoC application engineers take pride in fast and accurate
response. They can be reached with a 4-hour guaranteed
response at http://www.cypress.com/support/login.cfm.
Context
Sensitive
Help
Graphical Designer
Interface
PSoC
Designer
Results
Free PSoC "Tele-training" is available for beginners and taught
by a marketing or application engineer over the phone. Five
training classes are available to accelerate the learning curve
including introduction, designing, debugging, advanced design,
advanced analog, as well as application-specific classes covering topics like PSoC and the LIN bus. For days and times of the
tele-training, see http://www.cypress.com/support/training.cfm.
PSoC Designer helps the customer to select an operating configuration for the PSoC, write application code that uses the
PSoC, and debug the application. This system provides design
database management by project, an integrated debugger with
In-Circuit Emulator, in-system programming support, and the
CYASM macro assembler for the CPUs.
Commands
For up-to-date Ordering, Packaging, and Electrical Specification
information, reference the latest PSoC device data sheets on
the web at http://www.cypress.com/psoc.
PSoC
Designer
Core
Engine
Application
Database
Project
Database
PSoC
Configuration
Sheet
Manufacturing
Information
File
User
Modules
Library
Application Notes
A long list of application notes will assist you in every aspect of
your design effort. To view the PSoC application notes, go to
the http://www.cypress.com web site and select Application
Notes under the Design Resources list located in the center of
the web page. Application notes are sorted by date by default.
October 9, 2006
Emulation
Pod
Document No. 38-12029 Rev. *C
In-Circuit
Emulator
Device
Programmer
PSoC Designer Subsystems
4
[+] Feedback
CY8C24x23A Automotive Data Sheet
PSoC® Overview
PSoC Designer Software Subsystems
Device Editor
The Device Editor subsystem allows the user to select different
onboard analog and digital components called user modules
using the PSoC blocks. Examples of user modules are ADCs,
DACs, Amplifiers, and Filters.
The device editor also supports easy development of multiple
configurations and dynamic reconfiguration. Dynamic configuration allows for changing configurations at run time.
PSoC Designer sets up power-on initialization tables for
selected PSoC block configurations and creates source code
for an application framework. The framework contains software
to operate the selected components and, if the project uses
more than one operating configuration, contains routines to
switch between different sets of PSoC block configurations at
run time. PSoC Designer can print out a configuration sheet for
a given project configuration for use during application programming in conjunction with the Device Data Sheet. Once the
framework is generated, the user can add application-specific
code to flesh out the framework. It’s also possible to change the
selected components and regenerate the framework.
Design Browser
The Design Browser allows users to select and import preconfigured designs into the user’s project. Users can easily browse
a catalog of preconfigured designs to facilitate time-to-design.
Examples provided in the tools include a 300-baud modem, LIN
Bus master and slave, fan controller, and magnetic card reader.
Application Editor
Debugger
The PSoC Designer Debugger subsystem provides hardware
in-circuit emulation, allowing the designer to test the program in
a physical system while providing an internal view of the PSoC
device. Debugger commands allow the designer to read and
program and read and write data memory, read and write IO
registers, read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The
debugger also allows the designer to create a trace buffer of
registers and memory locations of interest.
Online Help System
The online help system displays online, context-sensitive help
for the user. Designed for procedural and quick reference, each
functional subsystem has its own context-sensitive help. This
system also provides tutorials and links to FAQs and an Online
Support Forum to aid the designer in getting started.
Hardware Tools
In-Circuit Emulator
A low cost, high functionality ICE (In-Circuit Emulator) is available for development support. This hardware has the capability
to program single devices.
The emulator consists of a base unit that connects to the PC by
way of the parallel or USB port. The base unit is universal and
will operate with all PSoC devices. Emulation pods for each
device family are available separately. The emulation pod takes
the place of the PSoC device in the target board and performs
full speed (12 MHz) operation.
In the Application Editor you can edit your C language and
Assembly language source code. You can also assemble, compile, link, and build.
Assembler. The macro assembler allows the assembly code
to be merged seamlessly with C code. The link libraries automatically use absolute addressing or can be compiled in relative
mode, and linked with other software modules to get absolute
addressing.
C Language Compiler. A C language compiler is available
that supports Cypress MicroSystems’ PSoC family devices.
Even if you have never worked in the C language before, the
product quickly allows you to create complete C programs for
the PSoC family devices.
The embedded, optimizing C compiler provides all the features
of C tailored to the PSoC architecture. It comes complete with
embedded libraries providing port and bus operations, standard
keypad and display support, and extended math functionality.
October 9, 2006
Document No. 38-12029 Rev. *C
5
[+] Feedback
CY8C24x23A Automotive Data Sheet
PSoC® Overview
Designing with User Modules
The development process for the PSoC device differs from that
of a traditional fixed function microprocessor. The configurable
analog and digital hardware blocks give the PSoC architecture
a unique flexibility that pays dividends in managing specification
change during development and by lowering inventory costs.
These configurable resources, called PSoC Blocks, have the
ability to implement a wide variety of user-selectable functions.
Each block has several registers that determine its function and
connectivity to other blocks, multiplexers, buses and to the IO
pins. Iterative development cycles permit you to adapt the hardware as well as the software. This substantially lowers the risk
of having to select a different part to meet the final design
requirements.
Device Editor
User
Module
Selection
The API functions are documented in user module data sheets
that are viewed directly in the PSoC Designer IDE. These data
sheets explain the internal operation of the user module and
provide performance specifications. Each data sheet describes
the use of each user module parameter and documents the setting of each register controlled by the user module.
The development process starts when you open a new project
and bring up the Device Editor, a graphical user interface (GUI)
for configuring the hardware. You pick the user modules you
need for your project and map them onto the PSoC blocks with
point-and-click simplicity. Next, you build signal chains by interconnecting user modules to each other and the IO pins. At this
stage, you also configure the clock source connections and
enter parameter values directly or by selecting values from
drop-down menus. When you are ready to test the hardware
configuration or move on to developing code for the project, you
perform the “Generate Application” step. This causes PSoC
Designer to generate source code that automatically configures
the device to your specification and provides the high-level user
module API functions.
October 9, 2006
Source
Code
Generator
Generate
Application
Application Editor
To speed the development process, the PSoC Designer Integrated Development Environment (IDE) provides a library of
pre-built, pre-tested hardware peripheral functions, called “User
Modules.” User modules make selecting and implementing
peripheral devices simple, and come in analog, digital, and
mixed signal varieties. The standard User Module library contains over 50 common peripherals such as ADCs, DACs Timers, Counters, UARTs, and other not-so common peripherals
such as DTMF Generators and Bi-Quad analog filter sections.
Each user module establishes the basic register settings that
implement the selected function. It also provides parameters
that allow you to tailor its precise configuration to your particular
application. For example, a Pulse Width Modulator User Module configures one or more digital PSoC blocks, one for each 8
bits of resolution. The user module parameters permit you to
establish the pulse width and duty cycle. User modules also
provide tested software to cut your development time. The user
module application programming interface (API) provides highlevel functions to control and respond to hardware events at
run-time. The API also provides optional interrupt service routines that you can adapt as needed.
Placement
and
Parameter
-ization
Project
Manager
Source
Code
Editor
Build
Manager
Build
All
Debugger
Interface
to ICE
Storage
Inspector
Event &
Breakpoint
Manager
User Module and Source Code Development Flows
The next step is to write your main program, and any sub-routines using PSoC Designer’s Application Editor subsystem.
The Application Editor includes a Project Manager that allows
you to open the project source code files (including all generated code files) from a hierarchal view. The source code editor
provides syntax coloring and advanced edit features for both C
and assembly language. File search capabilities include simple
string searches and recursive “grep-style” patterns. A single
mouse click invokes the Build Manager. It employs a professional-strength “makefile” system to automatically analyze all
file dependencies and run the compiler and assembler as necessary. Project-level options control optimization strategies
used by the compiler and linker. Syntax errors are displayed in
a console window. Double clicking the error message takes you
directly to the offending line of source code. When all is correct,
the linker builds a HEX file image suitable for programming.
The last step in the development process takes place inside the
PSoC Designer’s Debugger subsystem. The Debugger downloads the HEX image to the In-Circuit Emulator (ICE) where it
runs at full speed. Debugger capabilities rival those of systems
costing many times more. In addition to traditional single-step,
run-to-breakpoint and watch-variable features, the Debugger
provides a large trace buffer and allows you define complex
breakpoint events that include monitoring address and data bus
values, memory locations and external signals.
Document No. 38-12029 Rev. *C
6
[+] Feedback
CY8C24x23A Automotive Data Sheet
PSoC® Overview
Document Conventions
Table of Contents
Acronyms Used
The following table lists the acronyms that are used in this document.
Acronym
Description
AC
alternating current
ADC
analog-to-digital converter
API
application programming interface
CPU
central processing unit
CT
continuous time
DAC
digital-to-analog converter
DC
direct current
ECO
external crystal oscillator
EEPROM
electrically erasable programmable read-only memory
FSR
full scale range
GPIO
general purpose IO
GUI
graphical user interface
HBM
human body model
ICE
in-circuit emulator
ILO
internal low speed oscillator
IMO
internal main oscillator
IO
input/output
IPOR
imprecise power on reset
LSb
least-significant bit
LVD
low voltage detect
MSb
most-significant bit
PC
program counter
PLL
phase-locked loop
POR
power on reset
PPOR
precision power on reset
PSoC™
Programmable System-on-Chip™
PWM
pulse width modulator
SC
switched capacitor
SRAM
static random access memory
For an in depth discussion and more information on your PSoC
device, obtain the PSoC Mixed-Signal Array Technical Reference Manual. This document encompasses and is organized
into the following chapters and sections.
1.
Pin Information ............................................................. 8
1.1 Pinouts ................................................................... 8
1.1.1 20-Pin Part Pinout ..................................... 8
1.1.2 28-Pin Part Pinout ..................................... 9
2.
Register Reference ..................................................... 10
2.1 Register Conventions ........................................... 10
2.1.1 Abbreviations Used .................................. 10
2.2 Register Mapping Tables ..................................... 10
3.
Electrical Specifications ............................................ 13
3.1 Absolute Maximum Ratings ................................ 14
3.2 Operating Temperature ....................................... 14
3.3 DC Electrical Characteristics ................................ 15
3.3.1 DC Chip-Level Specifications ................... 15
3.3.2 DC General Purpose IO Specifications .... 15
3.3.3 DC Operational Amplifier Specifications ... 16
3.3.4 DC Low Power Comparator Specifications 16
3.3.5 DC Analog Output Buffer Specifications ... 17
3.3.6 DC Analog Reference Specifications ....... 18
3.3.7 DC Analog PSoC Block Specifications ..... 19
3.3.8 DC POR and LVD Specifications ............. 19
3.3.9 DC Programming Specifications ............... 20
3.4 AC Electrical Characteristics ................................ 21
3.4.1 AC Chip-Level Specifications ................... 21
3.4.2 AC General Purpose IO Specifications .... 23
3.4.3 AC Operational Amplifier Specifications ... 24
3.4.4 AC Low Power Comparator Specifications 24
3.4.5 AC Digital Block Specifications ................. 26
3.4.6 AC Analog Output Buffer Specifications ... 27
3.4.7 AC External Clock Specifications ............. 27
3.4.8 AC Programming Specifications ............... 27
3.4.9 AC I2C Specifications ............................... 28
4.
Packaging Information ............................................... 29
4.1 Packaging Dimensions ......................................... 29
4.2 Thermal Impedances .......................................... 30
4.3 Capacitance on Crystal Pins ............................... 30
4.4 Solder Reflow Peak Temperature ........................ 31
5.
Ordering Information .................................................. 32
5.1 Ordering Code Definitions ................................... 32
6.
Sales and Company Information ............................... 33
6.1 Revision History .................................................. 33
6.2 Copyrights and Flash Code Protection ................ 33
Units of Measure
A units of measure table is located in the Electrical Specifications section. Table 3-1 on page 13 lists all the abbreviations
used to measure the PSoC devices.
Numeric Naming
Hexidecimal numbers are represented with all letters in uppercase with an appended lowercase ‘h’ (for example, ‘14h’ or
‘3Ah’). Hexidecimal numbers may also be represented by a ‘0x’
prefix, the C coding convention. Binary numbers have an
appended lowercase ‘b’ (e.g., 01010100b’ or ‘01000011b’).
Numbers not indicated by an ‘h’ or ‘b’ are decimal.
October 9, 2006
Document No. 38-12029 Rev. *C
7
[+] Feedback
1. Pin Information
This chapter describes, lists, and illustrates the CY8C24x23A automotive PSoC device pins and pinout configurations.
1.1
Pinouts
The CY8C24x23A automotive PSoC device is available in a variety of packages which are listed and illustrated in the following
tables. Every port pin (labeled with a “P”) is capable of Digital IO. However, Vss, Vdd, and XRES are not capable of Digital IO.
1.1.1
20-Pin Part Pinout
Table 1-1. 20-Pin Part Pinout (SSOP)
Pin
No.
Type
Digital
Analog
Pin
Name
Description
1
IO
I
P0[7]
Analog column mux input.
2
IO
IO
P0[5]
Analog column mux input and column output.
3
IO
IO
P0[3]
Analog column mux input and column output.
4
IO
I
P0[1]
Analog column mux input.
5
Vss
Ground connection.
6
IO
Power
P1[7]
I2C Serial Clock (SCL).
7
IO
P1[5]
I2C Serial Data (SDA).
8
IO
P1[3]
9
IO
P1[1]
10
Power
Crystal Input (XTALin), I2C Serial Clock
(SCL), ISSP-SCLK*.
Vss
Ground connection.
11
IO
P1[0]
Crystal Output (XTALout), I2C Serial Data
(SDA), ISSP-SDATA*.
12
IO
P1[2]
13
IO
P1[4]
14
IO
P1[6]
15
Input
XRES
Active high external reset with internal pull
down.
IO
I
P0[0]
Analog column mux input.
17
IO
I
P0[2]
Analog column mux input.
18
IO
I
P0[4]
Analog column mux input.
19
IO
I
P0[6]
Analog column mux input.
Vdd
Supply voltage.
Power
A, I, P0[7]
A, IO, P0[5]
A, IO, P0[3]
A, I, P0[1]
Vss
I2CSCL,P1[7]
I2C SDA,P1[5]
P1[3]
I2CSCL, XTALin,P1[1]
Vss
1
2
3
4
5
6
7
8
9
10
SSOP
20
19
18
17
16
15
14
13
12
11
Vdd
P0[6], A, I
P0[4], A, I
P0[2], A, I
P0[0], A, I
XRES
P1[6]
P1[4],EXTCLK
P1[2]
P1[0],XTALout,I2CSDA
Optional External Clock Input (EXTCLK).
16
20
CY8C24223A 20-Pin PSoC Device
LEGEND: A = Analog, I = Input, and O = Output.
* These are the ISSP pins, which are not High Z at POR (Power On Reset).
See the PSoC Mixed-Signal Array Technical Reference Manual for details.
October 9, 2006
Document No. 38-12029 Rev. *C
8
[+] Feedback
CY8C24x23A Automotive Data Sheet
1.1.2
1. Pin Information
28-Pin Part Pinout
Table 1-2. 28-Pin Part Pinout (SSOP)
Pin
No.
Type
Digital
Analog
Pin
Name
1
IO
I
P0[7]
Analog column mux input.
2
IO
IO
P0[5]
Analog column mux input and column output.
3
IO
IO
P0[3]
Analog column mux input and column output.
4
IO
I
P0[1]
Analog column mux input.
5
IO
6
IO
7
IO
I
P2[3]
Direct switched capacitor block input.
8
IO
I
P2[1]
Direct switched capacitor block input.
9
P2[7]
P2[5]
Power
Vss
Ground connection.
10
IO
P1[7]
I2C Serial Clock (SCL).
11
IO
P1[5]
I2C Serial Data (SDA).
12
IO
P1[3]
13
IO
P1[1]
14
Power
Crystal Input (XTALin), I2C Serial Clock
(SCL), ISSP-SCLK*.
Vss
Ground connection.
15
IO
P1[0]
Crystal Output (XTALout), I2C Serial Data
(SDA), ISSP-SDATA*.
16
IO
P1[2]
17
IO
P1[4]
18
IO
P1[6]
19
Input
XRES
Active high external reset with internal pull
down.
IO
I
P2[0]
Direct switched capacitor block input.
21
IO
I
P2[2]
Direct switched capacitor block input.
22
IO
P2[4]
External Analog Ground (AGND).
23
IO
P2[6]
External Voltage Reference (VRef).
24
IO
I
P0[0]
Analog column mux input.
25
IO
I
P0[2]
Analog column mux input.
26
IO
I
P0[4]
Analog column mux input.
27
IO
I
P0[6]
Analog column mux input.
Vdd
Supply voltage.
Power
A, I, P0[7]
A, IO, P0[5]
A, IO, P0[3]
A, I, P0[1]
P2[7]
P2[5]
A, I, P2[3]
A, I, P2[1]
Vss
I2CSCL,P1[7]
I2CSDA, P1[5]
P1[3]
I2CSCL,XTALin, P1[1]
Vss
1
2
3
4
5
6
7
8
9
10
11
12
13
14
SSOP
28
27
26
25
24
23
22
21
20
19
18
17
16
15
Vdd
P0[6], A, I
P0[4], A, I
P0[2], A, I
P0[0], A, I
P2[6],ExternalVRef
P2[4],ExternalAGND
P2[2], A, I
P2[0], A, I
XRES
P1[6]
P1[4],EXTCLK
P1[2]
P1[0],XTALout,I2CSDA
Optional External Clock Input (EXTCLK).
20
28
CY8C24423A 28-Pin PSoC Device
Description
LEGEND: A = Analog, I = Input, and O = Output.
* These are the ISSP pins, which are not High Z at POR (Power On Reset).
See the PSoC Mixed-Signal Array Technical Reference Manual for details.
October 9, 2006
Document No. 38-12029 Rev. *C
9
[+] Feedback
2. Register Reference
This chapter lists the registers of the CY8C24x23A automotive PSoC device. For detailed register information, reference the PSoC
Mixed-Signal Array Technical Reference Manual.
2.1
2.1.1
Register Conventions
2.2
Abbreviations Used
The register conventions specific to this section are listed in the
following table.
Convention
R
Description
Read register or bit(s)
W
Write register or bit(s)
L
Logical register or bit(s)
C
Clearable register or bit(s)
#
Access is bit specific
October 9, 2006
Register Mapping Tables
The PSoC device has a total register address space of 512
bytes. The register space is referred to as IO space and is
divided into two banks. The XOI bit in the Flag register (CPU_F)
determines which bank the user is currently in. When the XOI
bit is set the user is in Bank 1.
Note In the following register mapping tables, blank fields are
Reserved and should not be accessed.
Document No. 38-12029 Rev. *C
10
[+] Feedback
CY8C24x23A Automotive Data Sheet
2. Register Reference
Register Map Bank 0 Table: User Space
RW
RW
RW
RW
RW
RW
RW
RW
I2C_CFG
I2C_SCR
I2C_DR
I2C_MSCR
INT_CLR0
INT_CLR1
INT_CLR3
INT_MSK3
INT_MSK0
INT_MSK1
INT_VC
RES_WDT
DEC_DH
DEC_DL
DEC_CR0
DEC_CR1
MUL_X
MUL_Y
MUL_DH
MUL_DL
ACC_DR1
ACC_DR0
ACC_DR3
ACC_DR2
RW
RW
RW
RW
RW
RW
RW
CPU_F
CPU_SCR1
CPU_SCR0
Document No. 38-12029 Rev. *C
Access
RW
RW
RW
RW
RW
RW
RW
RW
Addr
(0,Hex)
Name
80
81
82
83
84
85
86
87
88
89
8A
8B
8C
8D
8E
8F
ASD20CR0
90
ASD20CR1
91
ASD20CR2
92
ASD20CR3
93
ASC21CR0
94
ASC21CR1
95
ASC21CR2
96
ASC21CR3
97
98
99
9A
9B
9C
9D
9E
9F
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
AA
AB
AC
AD
AE
AF
RDI0RI
B0
RDI0SYN
B1
RDI0IS
B2
RDI0LT0
B3
RDI0LT1
B4
RDI0RO0
B5
RDI0RO1
B6
B7
B8
B9
BA
BB
BC
BD
BE
BF
# Access is bit specific.
Access
October 9, 2006
ASC10CR0
ASC10CR1
ASC10CR2
ASC10CR3
ASD11CR0
ASD11CR1
ASD11CR2
ASD11CR3
Addr
(0,Hex)
00
RW
40
01
RW
41
02
RW
42
03
RW
43
04
RW
44
05
RW
45
06
RW
46
07
RW
47
08
RW
48
09
RW
49
0A
RW
4A
0B
RW
4B
0C
4C
0D
4D
0E
4E
0F
4F
10
50
11
51
12
52
13
53
14
54
15
55
16
56
17
57
18
58
19
59
1A
5A
1B
5B
1C
5C
1D
5D
1E
5E
1F
5F
DBB00DR0
20
#
AMX_IN
60
RW
DBB00DR1
21
W
61
DBB00DR2
22
RW
62
DBB00CR0
23
#
ARF_CR
63
RW
DBB01DR0
24
#
CMP_CR0
64
#
DBB01DR1
25
W
ASY_CR
65
#
DBB01DR2
26
RW
CMP_CR1
66
RW
DBB01CR0
27
#
67
DCB02DR0
28
#
68
DCB02DR1
29
W
69
DCB02DR2
2A
RW
6A
DCB02CR0
2B
#
6B
DCB03DR0
2C
#
6C
DCB03DR1
2D
W
6D
DCB03DR2
2E
RW
6E
DCB03CR0
2F
#
6F
30
ACB00CR3
70
RW
31
ACB00CR0
71
RW
32
ACB00CR1
72
RW
33
ACB00CR2
73
RW
34
ACB01CR3
74
RW
35
ACB01CR0
75
RW
36
ACB01CR1
76
RW
37
ACB01CR2
77
RW
38
78
39
79
3A
7A
3B
7B
3C
7C
3D
7D
3E
7E
3F
7F
Blank fields are Reserved and should not be accessed.
Name
Access
Addr
(0,Hex)
Name
Access
Addr
(0,Hex)
Name
PRT0DR
PRT0IE
PRT0GS
PRT0DM2
PRT1DR
PRT1IE
PRT1GS
PRT1DM2
PRT2DR
PRT2IE
PRT2GS
PRT2DM2
C0
C1
C2
C3
C4
C5
C6
C7
C8
C9
CA
CB
CC
CD
CE
CF
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
DA
DB
DC
DD
DE
DF
E0
E1
E2
E3
E4
E5
E6
E7
E8
E9
EA
EB
EC
ED
EE
EF
F0
F1
F2
F3
F4
F5
F6
F7
F8
F9
FA
FB
FC
FD
FE
FF
RW
#
RW
#
RW
RW
RW
RW
RW
RW
RC
W
RC
RC
RW
RW
W
W
R
R
RW
RW
RW
RW
RL
#
#
11
[+] Feedback
CY8C24x23A Automotive Data Sheet
2. Register Reference
Register Map Bank 1 Table: Configuration Space
RW
RW
RW
RW
RW
RW
RW
C0
C1
C2
C3
C4
C5
C6
C7
C8
C9
CA
CB
CC
CD
CE
CF
GDI_O_IN
D0
GDI_E_IN
D1
GDI_O_OU
D2
GDI_E_OU
D3
D4
D5
D6
D7
D8
D9
DA
DB
DC
OSC_GO_EN DD
OSC_CR4
DE
OSC_CR3
DF
OSC_CR0
E0
OSC_CR1
E1
OSC_CR2
E2
VLT_CR
E3
VLT_CMP
E4
E5
E6
E7
IMO_TR
E8
ILO_TR
E9
BDG_TR
EA
ECO_TR
EB
EC
ED
EE
EF
F0
F1
F2
F3
F4
F5
F6
CPU_F
F7
F8
F9
FA
FB
FC
FD
CPU_SCR1
FE
CPU_SCR0
FF
Document No. 38-12029 Rev. *C
Access
RW
RW
RW
RW
RW
RW
RW
RW
Addr
(1,Hex)
RW
RW
RW
RW
RW
RW
RW
RW
Name
80
81
82
83
84
85
86
87
88
89
8A
8B
8C
8D
8E
8F
ASD20CR0
90
ASD20CR1
91
ASD20CR2
92
ASD20CR3
93
ASC21CR0
94
ASC21CR1
95
ASC21CR2
96
ASC21CR3
97
98
99
9A
9B
9C
9D
9E
9F
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
AA
AB
AC
AD
AE
AF
RDI0RI
B0
RDI0SYN
B1
RDI0IS
B2
RDI0LT0
B3
RDI0LT1
B4
RDI0RO0
B5
RDI0RO1
B6
B7
B8
B9
BA
BB
BC
BD
BE
BF
# Access is bit specific.
Access
October 9, 2006
ASC10CR0
ASC10CR1
ASC10CR2
ASC10CR3
ASD11CR0
ASD11CR1
ASD11CR2
ASD11CR3
Addr
(1,Hex)
00
RW
40
01
RW
41
02
RW
42
03
RW
43
04
RW
44
05
RW
45
06
RW
46
07
RW
47
08
RW
48
09
RW
49
0A
RW
4A
0B
RW
4B
0C
4C
0D
4D
0E
4E
0F
4F
10
50
11
51
12
52
13
53
14
54
15
55
16
56
17
57
18
58
19
59
1A
5A
1B
5B
1C
5C
1D
5D
1E
5E
1F
5F
DBB00FN
20
RW
CLK_CR0
60
RW
DBB00IN
21
RW
CLK_CR1
61
RW
DBB00OU
22
RW
ABF_CR0
62
RW
23
AMD_CR0
63
RW
DBB01FN
24
RW
64
DBB01IN
25
RW
65
DBB01OU
26
RW
AMD_CR1
66
RW
27
ALT_CR0
67
RW
DCB02FN
28
RW
68
DCB02IN
29
RW
69
DCB02OU
2A
RW
6A
2B
6B
DCB03FN
2C
RW
6C
DCB03IN
2D
RW
6D
DCB03OU
2E
RW
6E
2F
6F
30
ACB00CR3
70
RW
31
ACB00CR0
71
RW
32
ACB00CR1
72
RW
33
ACB00CR2
73
RW
34
ACB01CR3
74
RW
35
ACB01CR0
75
RW
36
ACB01CR1
76
RW
37
ACB01CR2
77
RW
38
78
39
79
3A
7A
3B
7B
3C
7C
3D
7D
3E
7E
3F
7F
Blank fields are Reserved and should not be accessed.
Name
Access
Addr
(1,Hex)
Name
Access
Addr
(1,Hex)
Name
PRT0DM0
PRT0DM1
PRT0IC0
PRT0IC1
PRT1DM0
PRT1DM1
PRT1IC0
PRT1IC1
PRT2DM0
PRT2DM1
PRT2IC0
PRT2IC1
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
R
W
W
RW
W
RL
#
#
12
[+] Feedback
3. Electrical Specifications
This chapter presents the DC and AC electrical specifications of the CY8C24x23A automotive PSoC device. For the most up to date
electrical specifications, confirm that you have the most recent data sheet by going to the web at http://www.cypress.com/psoc.
Specifications are valid for -40oC ≤ TA ≤ 125oC and TJ ≤ 135oC, except where noted.
5.25
Valid
Operating
Region
4.75
Vdd Voltage
3.00
93 kHz
12 MHz
24 MHz
CPUFrequency
Figure 3-1. Voltage versus CPU Frequency
The following table lists the units of measure that are used in this chapter.
Table 3-1: Units of Measure
Symbol
Unit of Measure
Symbol
Unit of Measure
degree Celsius
µW
microwatts
dB
decibels
mA
milli-ampere
fF
femto farad
ms
milli-second
Hz
hertz
mV
milli-volts
KB
1024 bytes
nA
nanoampere
Kbit
1024 bits
ns
nanosecond
kHz
kilohertz
nV
nanovolts
kΩ
kilohm
Ω
ohm
MHz
megahertz
pA
picoampere
MΩ
megaohm
pF
picofarad
µA
microampere
pp
peak-to-peak
µF
microfarad
ppm
µH
microhenry
ps
picosecond
µs
microsecond
sps
samples per second
µV
microvolts
σ
sigma: one standard deviation
microvolts root-mean-square
V
volts
o
C
µVrms
October 9, 2006
parts per million
Document No. 38-12029 Rev. *C
13
[+] Feedback
CY8C24x23A Automotive Data Sheet
3.1
3. Electrical Specifications
Absolute Maximum Ratings
Table 3-2. Absolute Maximum Ratings
Symbol
Description
Min
Typ
Max
Units
TSTG
Storage Temperature
-55
+25
+125
oC
TA
Ambient Temperature with Power Applied
-40
–
+125
o
Vdd
Supply Voltage on Vdd Relative to Vss
-0.5
–
+5.75
V
VIO
DC Input Voltage
Vss - 0.5
–
Vdd + 0.5
V
VIOZ
DC Voltage Applied to Tri-state
Vss - 0.5
–
Vdd + 0.5
V
IMIO
Maximum Current into any Port Pin
-25
–
+25
mA
ESD
Electro Static Discharge Voltage
2000
–
–
V
LU
Latch-up Current
–
–
200
mA
3.2
Notes
Higher storage temperatures will reduce data
retention time. Recommended storage temperature is +25°C ± 25°C. Storage temperatures
above 65oC will degrade reliability. Maximum
combined storage and operational time at
+125°C is 7000 hours.
C
Human Body Model ESD.
Operating Temperature
Table 3-3. Operating Temperature
Symbol
Description
Min
Typ
Max
Units
TA
Ambient Temperature
-40
–
+125
o
TJ
Junction Temperature
-40
–
+135
oC
October 9, 2006
Document No. 38-12029 Rev. *C
Notes
C
The temperature rise from ambient to junction is
package specific. See “Thermal Impedances”
on page 30. The user must limit the power consumption to comply with this requirement.
14
[+] Feedback
CY8C24x23A Automotive Data Sheet
3.3
3.3.1
3. Electrical Specifications
DC Electrical Characteristics
DC Chip-Level Specifications
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C ≤ TA ≤ 125°C. Typical parameters apply to 5V at 25°C and are for design guidance only.
Table 3-4. DC Chip-Level Specifications
Symbol
Description
Min
Typ
Max
Units
Vdd
Supply Voltage
4.75
–
5.25
V
IDD
Supply Current
–
5
8
mA
Notes
Conditions are Vdd = 5.25V, -40 oC ≤ TA ≤ 125
o
C, CPU = 3 MHz, SYSCLK doubler disabled,
VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75
kHz, analog power = off.
ISB
Sleep (Mode) Current with POR, LVD, Sleep Timer, and
WDT.a
–
4
13
µA
Conditions are with internal slow speed oscillator, Vdd = 5.25V, -40 oC ≤ TA ≤ 55 oC. Analog
power = off.
ISBH
Sleep (Mode) Current with POR, LVD, Sleep Timer, and
WDT at high temperature.a
–
4
100
µA
Conditions are with internal slow speed oscillator, Vdd = 5.25V, 55 oC < TA ≤ 125 oC. Analog
power = off.
ISBXTL
Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT,
and external crystal.a
–
6
15
µA
Conditions are with properly loaded, 1 µW max,
32.768 kHz crystal. Vdd = 5.25V, -40 oC ≤ TA ≤
ISBXTLH
Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT,
and external crystal at high temperature.a
–
6
100
µA
Conditions are with properly loaded, 1µW max,
32.768 kHz crystal. Vdd = 5.25V, 55 oC < TA ≤
VREF
Reference Voltage (Bandgap)
1.25
1.3
1.35
V
Trimmed for appropriate Vdd.
55 oC. Analog power = off.
125oC. Analog power = off.
a. Standby current includes all functions (POR, LVD, WDT, Sleep Time) needed for reliable system operation. This should be compared with devices that have similar functions
enabled.
3.3.2
DC General Purpose IO Specifications
The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C ≤ TA ≤ 125°C. Typical parameters apply to 5V at 25°C and are for design guidance.
Table 3-5. DC GPIO Specifications
Symbol
Description
Min
Typ
Max
Units
Notes
kΩ
RPU
Pull up Resistor
RPD
Pull down Resistor
4
5.6
8
kΩ
VOH
High Output Level
3.5
–
–
V
IOH = 10 mA, Vdd = 4.75 to 5.25V (8 total loads,
4 on even port pins (for example, P0[2], P1[4]),
4 on odd port pins (for example, P0[3], P1[5])).
VOL
Low Output Level
–
–
0.75
V
IOL = 25 mA, Vdd = 4.75 to 5.25V (8 total loads,
4 on even port pins (for example, P0[2], P1[4]),
4 on odd port pins (for example, P0[3], P1[5])).
Total IOL budget of 150 mA.
0.8
V
Vdd = 4.75 to 5.25
V
Vdd = 4.75 to 5.25
4
5.6
8
VIL
Input Low Level
–
–
VIH
Input High Level
2.2
–
VH
Input Hysterisis
–
60
–
mV
IIL
Input Leakage (Absolute Value)
–
1
–
nA
Gross tested to 1 µA.
CIN
Capacitive Load on Pins as Input
–
3.5
10
pF
Package and pin dependent. Temp = 25oC.
COUT
Capacitive Load on Pins as Output
–
3.5
10
pF
Package and pin dependent. Temp = 25oC.
October 9, 2006
Document No. 38-12029 Rev. *C
15
[+] Feedback
CY8C24x23A Automotive Data Sheet
3.3.3
3. Electrical Specifications
DC Operational Amplifier Specifications
The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C ≤ TA ≤ 125°C. Typical parameters apply to 5V at 25°C and are for design guidance only.
The Operational Amplifier is a component of both the Analog Continuous Time PSoC blocks and the Analog Switched Cap PSoC
blocks. The guaranteed specifications are measured in the Analog Continuous Time PSoC block.
Table 3-6. DC Operational Amplifier Specifications
Symbol
Description
Min
Typ
Max
Units
Input Offset Voltage (absolute value) Low Power
–
1.6
11
mV
Input Offset Voltage (absolute value) Mid Power
–
1.3
9
mV
Input Offset Voltage (absolute value) High Power
–
1.2
9
mV
TCVOSOA
Input Offset Voltage Drift
–
7.0
35.0
µV/oC
VOSOA
Notes
IEBOA
Input Leakage Current (Port 0 Analog Pins)
–
200
–
pA
Gross tested to 1 µA.
CINOA
Input Capacitance (Port 0 Analog Pins)
–
4.5
10
pF
Package and pin dependent. Temp = 25oC.
VCMOA
Common Mode Voltage Range
0.0
–
Vdd
V
Common Mode Voltage Range (high power or high
opamp bias)
0.5
–
Vdd - 0.5
The common-mode input voltage range is measured through an analog output buffer. The
specification includes the limitations imposed
by the characteristics of the analog output
buffer.
Power = Low
–
80
dB
Power = Medium
–
80
dB
Power = High
–
80
dB
Power = Low
Vdd - 0.2
–
–
V
Power = Medium
Vdd - 0.2
–
–
V
Power = High
Vdd - 0.5
–
–
V
Power = Low
–
–
0.2
V
Power = Medium
–
–
0.2
V
Power = High
–
–
0.5
V
Power = Low
–
150
200
µA
Power = Low, Opamp Bias = High
–
300
400
µA
Power = Medium
–
600
800
µA
Power = Medium, Opamp Bias = High
–
1200
1600
µA
Power = High
–
2400
3200
µA
Power = High, Opamp Bias = High
–
4600
6400
µA
Supply Voltage Rejection Ratio
–
80
–
dB
GOLOA
VOHIGHOA
VOLOWOA
ISOA
PSRROA
3.3.4
Open Loop Gain
Specification is applicable at high power. For all
other bias modes (except high power, high
opamp bias), minimum is 60 dB.
High Output Voltage Swing (worst case internal load)
Low Output Voltage Swing (worst case internal load)
Supply Current (including associated AGND buffer)
Vss ≤ VIN ≤ (Vdd - 2.25) or (Vdd - 1.25V) ≤ VIN
≤ Vdd.
DC Low Power Comparator Specifications
The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C ≤ TA ≤ 125°C. Typical parameters apply to 5V at 25°C and are for design guidance only.
Table 3-7. DC Low Power Comparator Specifications
Symbol
Description
Min
Typ
Max
Units
VREFLPC
Low power comparator (LPC) reference voltage range
0.2
–
Vdd - 1
V
ISLPC
LPC supply current
–
10
40
µA
VOSLPC
LPC voltage offset
–
2.5
30
mV
October 9, 2006
Document No. 38-12029 Rev. *C
Notes
16
[+] Feedback
CY8C24x23A Automotive Data Sheet
3.3.5
3. Electrical Specifications
DC Analog Output Buffer Specifications
The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C ≤ TA ≤ 125°C. Typical parameters apply to 5V at 25°C and are for design guidance only.
Table 3-8. DC Analog Output Buffer Specifications
Symbol
Description
Min
Typ
Max
Units
VOSOB
Input Offset Voltage (Absolute Value)
–
3
18
mV
TCVOSOB
Input Offset Voltage Drift
–
+6
–
µV/°C
VCMOB
Common-Mode Input Voltage Range
0.5
–
Vdd - 1.0
V
ROUTOB
Output Resistance
–
1
–
Ω
VOHIGHOB
High Output Voltage Swing (Load = 32 ohms to Vdd/2)
0.5 x Vdd + 1.1 –
–
V
VOLOWOB
Low Output Voltage Swing (Load = 32 ohms to Vdd/2)
–
–
0.5 x Vdd - 1.3
V
ISOB
Supply Current Including Bias Cell (No Load)
Power = Low
–
1.1
5.1
mA
Power = High
–
2.6
8.8
mA
Supply Voltage Rejection Ratio
–
64
–
dB
PSRROB
October 9, 2006
Document No. 38-12029 Rev. *C
Notes
17
[+] Feedback
CY8C24x23A Automotive Data Sheet
3.3.6
3. Electrical Specifications
DC Analog Reference Specifications
The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C ≤ TA ≤ 125°C. Typical parameters apply to 5V at 25°C and are for design guidance only.
The guaranteed specifications are measured through the Analog Continuous Time PSoC blocks. The power levels for AGND refer to
the power of the Analog Continuous Time PSoC block. The power levels for RefHi and RefLo refer to the Analog Reference Control
register. The limits stated for AGND include the offset error of the AGND buffer local to the Analog Continuous Time PSoC block.
Table 3-9. DC Analog Reference Specifications
Symbol
Description
BG
Bandgap Voltage Reference
–
AGND = Vdd/2a
Min
CT Block Power = High
–
AGND = 2 x
AGND = P2[4] (P2[4] =
Vdd/2 - 0.02
Vdd/2
Vdd/2 + 0.02
V
2.4
2.6
2.8
V
P2[4] - 0.02
P2[4]
P2[4] + 0.02
V
1.23
1.30
1.37
V
1.98
2.08
2.14
V
-0.035
0.000
0.035
V
Vdd/2 + 1.15
Vdd/2 +1.30
Vdd/2 +1.45
V
3.65
3.9
4.15
V
P2[6] + 2.4
P2[6] + 2.6
P2[6] + 2.8
V
P2[4] + 1.24
P2[4] +1.30
P2[4] + 1.36
V
P2[4] + P2[6] - 0.1
P2[4] + P2[6]
P2[4] + P2[6] + 0.1
V
3.9
4.16
4.42
V
Vdd/2 - 1.45
Vdd/2 - 1.3
1.15
V
1.15
1.3
1.45
V
2.4 - P2[6]
2.6 - P2[6]
2.8 - P2[6]
V
P2[4] - 1.45
1.3
P2[4] - 1.15
V
P2[4] - P2[6] - 0.1
P2[4] - P2[6]
P2[4] - P2[6] + 0.1
V
AGND = BandGap
a
AGND = 1.6 x BandGap
CT Block Power = High
–
V
a
CT Block Power = High
–
Units
1.35
Vdd/2)a
CT Block Power = High
–
Max
1.30
BandGapa
CT Block Power = High
–
Typ
1.25
AGND Column to Column Variation (AGND = Vdd/2)
CT Block Power = High
–
RefHi = Vdd/2 + BandGap
–
RefHi = 3 x BandGap
–
RefHi = 2 x BandGap + P2[6] (P2[6] = 1.3V)
–
RefHi = P2[4] + BandGap (P2[4] = Vdd/2)
–
RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V)
–
RefHi = 3.2 x BandGap
–
RefLo = Vdd/2 – BandGap
–
RefLo = BandGap
–
RefLo = 2 x BandGap - P2[6] (P2[6] = 1.3V)
–
RefLo = P2[4] – BandGap (P2[4] = Vdd/2)
–
RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V)
Ref Control Power = High
Ref Control Power = High
Ref Control Power = High
Ref Control Power = High
Ref Control Power = High
Ref Control Power = High
Ref Control Power = High
Ref Control Power = High
Ref Control Power = High
Ref Control Power = High
Ref Control Power = High
a
a. AGND tolerance includes the offsets of the local buffer in the PSoC block. Bandgap voltage is 1.3V ± 0.05V.
October 9, 2006
Document No. 38-12029 Rev. *C
18
[+] Feedback
CY8C24x23A Automotive Data Sheet
3.3.7
3. Electrical Specifications
DC Analog PSoC Block Specifications
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C ≤ TA ≤ 125°C. Typical parameters apply to 5V at 25°C and are for design guidance only.
Table 3-10. DC Analog PSoC Block Specifications
Symbol
Description
Min
Typ
Max
Units
RCT
Resistor Unit Value (Continuous Time)
–
12.24
–
kΩ
CSC
Capacitor Unit Value (Switch Cap)
–
80
–
fF
3.3.8
Notes
DC POR and LVD Specifications
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C ≤ TA ≤ 125°C. Typical parameters apply to 5V at 25°C and are for design guidance only.
Note The bits PORLEV and VM in the table below refer to bits in the VLT_CR register. See the PSoC Mixed-Signal Array Technical
Reference Manual for more information on the VLT_CR register.
Table 3-11. DC POR and LVD Specifications
Symbol
Description
Min
Typ
Max
Units
Notes
Vdd Value for PPOR Trip (positive ramp)
VPPOR2R
PORLEV[1:0] = 10b
4.55
4.70
V
Vdd Value for PPOR Trip (negative ramp)
VPPOR2
PORLEV[1:0] = 10b
4.55
V
PPOR Hysteresis
VPH2
PORLEV[1:0] = 10b
–
0
–
mV
Vdd Value for LVD Trip
VLVD6
VM[2:0] = 110b
4.62
4.73
4.83
V
VLVD7
VM[2:0] = 111b
4.710
4.814
4.950
V
October 9, 2006
Document No. 38-12029 Rev. *C
19
[+] Feedback
CY8C24x23A Automotive Data Sheet
3.3.9
3. Electrical Specifications
DC Programming Specifications
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C ≤ TA ≤ 125°C. Typical parameters apply to 5V at 25°C and are for design guidance only.
Table 3-12. DC Programming Specifications
Symbol
Description
Min
Typ
Max
Units
Notes
VddIWRITE
Supply Voltage for Flash Write Operations
4.75
–
–
V
IDDP
Supply Current During Programming or Verify
–
10
25
mA
VILP
Input Low Voltage During Programming or Verify
–
–
0.8
V
VIHP
Input High Voltage During Programming or Verify
2.2
–
–
V
IILP
Input Current when Applying Vilp to P1[0] or P1[1] During
Programming or Verify
–
–
0.2
mA
Driving internal pull-down resistor.
IIHP
Input Current when Applying Vihp to P1[0] or P1[1] During
Programming or Verify
–
–
1.5
mA
Driving internal pull-down resistor.
VOLV
Output Low Voltage During Programming or Verify
–
–
Vss + 0.75
V
VOHV
Output High Voltage During Programming or Verify
3.5
–
Vdd
V
100
–
–
–
Erase/write cycles per block.
6,400
–
–
–
Erase/write cycles.
15
–
–
Years
FlashENPB
FlashENT
FlashDR
a
Flash Endurance (per block)
Flash Endurance
(total)a,b
Flash Data Retention
c
a. For the full temperature range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer
to the Flash APIs Application Note AN2015 at http://www.cypress.com under Application Notes for more information.
b. A maximum of 64 x 100 block endurance cycles is allowed.
c. Flash data retention based on the use condition of ≤ 7000 hours at TA ≤ 125°C and the remaining time at TA ≤ 65°C.
October 9, 2006
Document No. 38-12029 Rev. *C
20
[+] Feedback
CY8C24x23A Automotive Data Sheet
3.4
3. Electrical Specifications
AC Electrical Characteristics
3.4.1
AC Chip-Level Specifications
The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C ≤ TA ≤ 125°C. Typical parameters apply to 5V at 25°C and are for design guidance only.
Table 3-13. AC Chip-Level Specifications
Symbol
Description
Min
Typ
Max
Units
Notes
FIMO24
Internal Main Oscillator Frequency for 24 MHz
22.95
24
24.96
MHz
Trimmed. Utilizing factory trim values.
FCPU1
CPU Frequency (5V Nominal)
0.09
12
12.48
MHz
F48M
Digital PSoC Block Frequency
–
–
–
MHz
F24M
Digital PSoC Block Frequency
0
24
24.96a
MHz
F32K1
Internal Low Speed Oscillator Frequency
15
32
64
kHz
F32K2
External Crystal Oscillator
–
32.768
–
kHz
Accuracy is capacitor and crystal dependent.
50% duty cycle.
FPLL
PLL Frequency
–
23.986
–
MHz
Is a multiple (x732) of crystal frequency.
Jitter24M2
24 MHz Period Jitter (PLL)
–
–
800
ps
TPLLSLEW
PLL Lock Time
0.5
–
10
ms
TPLLSLEWS-
PLL Lock Time for Low Gain Setting
0.5
–
50
ms
TOS
External Crystal Oscillator Startup to 1%
–
1700
2620
ms
TOSACC
External Crystal Oscillator Startup to 100 ppm
–
2800
3800
ms
Jitter32k
32 kHz Period Jitter
–
100
TXRST
External Reset Pulse Width
10
–
–
µs
DC24M
24 MHz Duty Cycle
40
50
60
%
Step24M
24 MHz Trim Step Size
–
50
–
kHz
Jitter24M1P
24 MHz Period Jitter (IMO) Peak-to-Peak
–
300
Jitter24M1R
24 MHz Period Jitter (IMO) Root Mean Squared
–
–
600
ps
FMAX
Maximum frequency of signal on row input or row output.
–
–
12.48
MHz
TRAMP
Supply Ramp Time
0
–
–
µs
Not allowed.
LOW
ns
ps
a. See the individual user module data sheets for information on maximum frequencies for user modules.
PLL
Enable
TPLLSLEW
24 MHz
FPLL
PLL
Gain
0
Figure 3-2. PLL Lock Timing Diagram
October 9, 2006
Document No. 38-12029 Rev. *C
21
[+] Feedback
CY8C24x23A Automotive Data Sheet
3. Electrical Specifications
PLL
Enable
TPLLSLEWLOW
24 MHz
FPLL
PLL
Gain
1
Figure 3-3. PLL Lock for Low Gain Setting Timing Diagram
32K
Select
32 kHz
TOS
F32K2
Figure 3-4. External Crystal Oscillator Startup Timing Diagram
Jitter24M1
F 24M
Figure 3-5. 24 MHz Period Jitter (IMO) Timing Diagram
Jitter32k
F 32K2
Figure 3-6. 32 kHz Period Jitter (ECO) Timing Diagram
October 9, 2006
Document No. 38-12029 Rev. *C
22
[+] Feedback
CY8C24x23A Automotive Data Sheet
3.4.2
3. Electrical Specifications
AC General Purpose IO Specifications
The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C ≤ TA ≤ 125°C. Typical parameters apply to 5V at 25°C and are for design guidance only.
Table 3-14. AC GPIO Specifications
Symbol
Description
FGPIO
Min
GPIO Operating Frequency
0
Typ
–
Max
12.48
Units
MHz
Notes
Normal Strong Mode
TRiseF
Rise Time, Normal Strong Mode, Cload = 50 pF
2
–
22
ns
Vdd = 4.75 to 5.25V, 10% - 90%
TFallF
Fall Time, Normal Strong Mode, Cload = 50 pF
2
–
22
ns
Vdd = 4.75 to 5.25V, 10% - 90%
TRiseS
Rise Time, Slow Strong Mode, Cload = 50 pF
9
27
–
ns
Vdd = 4.75 to 5.25V, 10% - 90%
TFallS
Fall Time, Slow Strong Mode, Cload = 50 pF
9
22
–
ns
Vdd = 4.75 to 5.25V, 10% - 90%
90%
GPIO
Pin
Output
Voltage
10%
TRiseF
TRiseS
TFallF
TFallS
Figure 3-7. GPIO Timing Diagram
October 9, 2006
Document No. 38-12029 Rev. *C
23
[+] Feedback
CY8C24x23A Automotive Data Sheet
3.4.3
3. Electrical Specifications
AC Operational Amplifier Specifications
The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C ≤ TA ≤ 125°C. Typical parameters apply to 5V at 25°C and are for design guidance only.
Note Settling times, slew rates, and gain bandwidth are based on the Analog Continuous Time PSoC block.
Table 3-15. AC Operational Amplifier Specifications
Symbol
SRROA
SRFOA
BWOA
3.4.4
Description
Min
Typ
Max
Units
Notes
Rising Slew Rate (20% to 80%)(10 pF load, Unity Gain)
V/µs
Power = Low
0.15
Power = Low, Opamp Bias = High
0.15
–
Power = Medium
0.15
Power = Medium, Opamp Bias = High
1.7
Power = High
1.7
Power = High, Opamp Bias = High
6.5
–
V/µs
Power = Low
0.01
–
V/µs
Power = Low, Opamp Bias = High
0.01
Power = Medium
0.01
Power = Medium, Opamp Bias = High
0.5
Power = High
0.5
Power = High, Opamp Bias = High
4.0
–
V/µs
Power = Low
0.75
–
MHz
Power = Low, Opamp Bias = High
0.75
Power = Medium
0.75
Power = Medium, Opamp Bias = High
3.1
Power = High
3.1
Power = High, Opamp Bias = High
5.4
V/µs
V/µs
V/µs
–
V/µs
Falling Slew Rate (20% to 80%)(10 pF load, Unity Gain)
V/µs
V/µs
V/µs
–
V/µs
Gain Bandwidth Product
MHz
MHz
MHz
–
MHz
–
MHz
AC Low Power Comparator Specifications
The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C ≤ TA ≤ 125°C. Typical parameters apply to 5V at 25°C and are for design guidance only.
Table 3-16. AC Low Power Comparator Specifications
Symbol
TRLPC
Description
LPC response time
October 9, 2006
Min
–
Typ
–
Max
50
Document No. 38-12029 Rev. *C
Units
µs
Notes
≥ 50 mV overdrive comparator reference set
within VREFLPC.
24
[+] Feedback
CY8C24x23A Automotive Data Sheet
3. Electrical Specifications
When bypassed by a capacitor on P2[4], the noise of the analog ground signal distributed to each block is reduced by a factor of up
to 5 (14 dB). This is at frequencies above the corner frequency defined by the on-chip 8.1k resistance and the external capacitor.
dBV/rtHz
10000
0
0.01
0.1
1.0
10
1000
100
0.001
0.01
0.1 Freq (kHz)
1
10
100
Figure 3-8. Typical AGND Noise with P2[4] Bypass
At low frequencies, the opamp noise is proportional to 1/f, power independent, and determined by device geometry. At high frequencies, increased power level reduces the noise spectrum level.
nV/rtHz
10000
PH_BH
PH_BL
PM_BL
PL_BL
1000
100
10
0.001
0.01
0.1
Freq (kHz)
1
10
100
Figure 3-9. Typical Opamp Noise
October 9, 2006
Document No. 38-12029 Rev. *C
25
[+] Feedback
CY8C24x23A Automotive Data Sheet
3.4.5
3. Electrical Specifications
AC Digital Block Specifications
The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C ≤ TA ≤ 125°C. Typical parameters apply to 5V at 25°C and are for design guidance only.
Table 3-17. AC Digital Block Specifications
Function
Description
Min
All Functions
Maximum Block Clocking Frequency
Timer
Capture Pulse Width
50a
Maximum Frequency, No Capture
–
Maximum Frequency, With Capture
Counter
Dead Band
Typ
Max
Units
24.96
MHz
–
–
ns
–
24.96
MHz
–
–
24.96
MHz
Enable Pulse Width
50a
–
–
ns
Maximum Frequency, No Enable Input
–
–
24.96
MHz
Maximum Frequency, Enable Input
–
–
24.96
MHz
Asynchronous Restart Mode
20
–
–
ns
Synchronous Restart Mode
50a
–
–
ns
a
50
–
–
ns
Notes
4.75V < Vdd < 5.25V.
4.75V < Vdd < 5.25V.
Kill Pulse Width:
Disable Mode
Maximum Frequency
–
–
24.96
MHz
4.75V < Vdd < 5.25V.
CRCPRS
(PRS Mode)
Maximum Input Clock Frequency
–
–
24.96
MHz
4.75V < Vdd < 5.25V.
CRCPRS
(CRC Mode)
Maximum Input Clock Frequency
–
–
24.96
MHz
SPIM
Maximum Input Clock Frequency
–
–
4.1
MHz
SPIS
Maximum Input Clock Frequency
–
–
2.05
MHz
Width of SS_ Negated Between Transmissions
50a
–
–
ns
Maximum Input Clock Frequency
–
–
8.2
MHz
Transmitter
Maximum data rate at 4.1 MHz due to 2 x over
clocking.
Maximum data rate at 3.08 MHz due to 8 x over
clocking.
Receiver
Maximum Input Clock Frequency
–
16
24.96
MHz
Maximum data rate at 3.08 MHz due to 8 x over
clocking.
a. 50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).
October 9, 2006
Document No. 38-12029 Rev. *C
26
[+] Feedback
CY8C24x23A Automotive Data Sheet
3.4.6
3. Electrical Specifications
AC Analog Output Buffer Specifications
The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C ≤ TA ≤ 125°C. Typical parameters apply to 5V at 25°C and are for design guidance only.
Table 3-18. AC Analog Output Buffer Specifications
Symbol
TROB
TSOB
SRROB
SRFOB
BWOB
BWOB
3.4.7
Description
Min
Typ
Max
Units
Notes
Rising Settling Time to 0.1%, 1V Step, 100pF Load
Power = Low
–
–
3
µs
Power = High
–
–
3
µs
Power = Low
–
–
3
µs
Power = High
–
–
3
µs
Power = Low
0.6
–
–
V/µs
Power = High
0.6
–
–
V/µs
Power = Low
0.6
–
–
V/µs
Power = High
0.6
–
–
V/µs
Power = Low
0.8
–
–
MHz
Power = High
0.8
–
–
MHz
Power = Low
300
–
–
kHz
Power = High
300
–
–
kHz
Falling Settling Time to 0.1%, 1V Step, 100pF Load
Rising Slew Rate (20% to 80%), 1V Step, 100pF Load
Falling Slew Rate (80% to 20%), 1V Step, 100pF Load
Small Signal Bandwidth, 20mVpp, 3dB BW, 100pF Load
Large Signal Bandwidth, 1Vpp, 3dB BW, 100pF Load
AC External Clock Specifications
The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C ≤ TA ≤ 125°C. Typical parameters apply to 5V at 25°C and are for design guidance only.
Table 3-19. AC External Clock Specifications
Symbol
Description
Min
Typ
Max
Units
FOSCEXT
Frequency
0
–
24.24
MHz
–
High Period
20.6
–
–
ns
–
Low Period
20.6
–
–
ns
–
Power Up IMO to Switch
150
–
–
µs
3.4.8
Notes
AC Programming Specifications
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C ≤ TA ≤ 125°C. Typical parameters apply to 5V at 25°C and are for design guidance only.
Table 3-20. AC Programming Specifications
Symbol
Description
Min
Typ
Max
Units
TRSCLK
Rise Time of SCLK
1
–
20
ns
TFSCLK
Fall Time of SCLK
1
–
20
ns
TSSCLK
Data Set up Time to Falling Edge of SCLK
40
–
–
ns
THSCLK
Data Hold Time from Falling Edge of SCLK
40
–
–
ns
FSCLK
Frequency of SCLK
0
–
8
MHz
TERASEB
Flash Erase Time (Block)
–
15
–
ms
TWRITE
Flash Block Write Time
–
30
–
ms
TDSCLK
Data Out Delay from Falling Edge of SCLK
–
–
45
ns
October 9, 2006
Document No. 38-12029 Rev. *C
Notes
27
[+] Feedback
CY8C24x23A Automotive Data Sheet
3.4.9
3. Electrical Specifications
AC I2C Specifications
The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C ≤ TA ≤ 125°C. Typical parameters apply to 5V at 25°C and are for design guidance only.
Table 3-21. AC Characteristics of the I2C SDA and SCL Pins
Standard Mode
Symbol
Description
Min
Fast Mode
Max
Min
Max
Units
FSCLI2C
SCL Clock Frequency
0
100
0
400
kHz
THDSTAI2C
Hold Time (repeated) START Condition. After this
period, the first clock pulse is generated.
4.0
–
0.6
–
µs
TLOWI2C
LOW Period of the SCL Clock
4.7
–
1.3
–
µs
THIGHI2C
HIGH Period of the SCL Clock
4.0
–
0.6
–
µs
TSUSTAI2C
Set-up Time for a Repeated START Condition
4.7
–
0.6
–
µs
THDDATI2C
Data Hold Time
0
–
0
–
µs
TSUDATI2C
Data Set-up Time
250
–
100a
–
ns
TSUSTOI2C
Set-up Time for STOP Condition
4.0
–
0.6
–
µs
TBUFI2C
Bus Free Time Between a STOP and START Condition 4.7
–
1.3
–
µs
TSPI2C
Pulse Width of spikes are suppressed by the input filter.
–
0
50
ns
–
Notes
a. A Fast-Mode I2C-bus device can be used in a Standard-Mode I2C-bus system, but the requirement tSU;DAT ≥ 250 ns must then be met. This will automatically be
the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data
bit to the SDA line trmax + tSU;DAT = 1000 + 250 = 1250 ns (according to the Standard-Mode I2C-bus specification) before the SCL line is released.
SDA
TLOWI2C
TSUDATI2C
THDSTAI2C
TSPI2C
TBUFI2C
SCL
S THDSTAI2C THDDATI2C THIGHI2C
TSUSTAI2C
Sr
TSUSTOI2C
P
S
Figure 3-10. Definition for Timing for Fast/Standard Mode on the I2C Bus
October 9, 2006
Document No. 38-12029 Rev. *C
28
[+] Feedback
4. Packaging Information
This chapter illustrates the packaging specifications for the CY8C24x23A automotive PSoC device, along with the thermal impedances for each package and the typical package capacitance on crystal pins.
Important Note Emulation tools may require a larger area on the target PCB than the chip’s footprint. For a detailed description of
the emulation tools’ dimensions, refer to the document titled PSoC Emulator Pod Dimensions at
http://www.cypress.com/design/MR10161.
4.1
Packaging Dimensions
51-85077 *C
Figure 4-1. 20-Lead (210-Mil) SSOP
October 9, 2006
Document No. 38-12029 Rev. *C
29
[+] Feedback
CY8C24x23A Automotive Data Sheet
4. Packaging Information
51-85079 *C
Figure 4-2. 28-Lead (210-Mil) SSOP
4.2
Thermal Impedances
Table 4-1. Thermal Impedances per Package
Package
Typical θJA *
20 SSOP
117 oC/W
28 SSOP
101 oC/W
* TJ = TA + POWER x θJA
4.3
Capacitance on Crystal Pins
Table 4-2: Typical Package Capacitance on Crystal Pins
Package
Package Capacitance
20 SSOP
2.6 pF
28 SSOP
2.8 pF
October 9, 2006
Document No. 38-12029 Rev. *C
30
[+] Feedback
CY8C24x23A Automotive Data Sheet
4.4
4. Packaging Information
Solder Reflow Peak Temperature
Following is the minimum solder reflow peak temperature to achieve good solderability.
Table 4-3. Solder Reflow Peak Temperature
Package
Minimum Peak Temperature*
Maximum Peak Temperature
20 SSOP
240 C
260oC
28 SSOP
240oC
260oC
o
*Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are 220 ± 5oC
with Sn-Pb or 245 ± 5oC with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications.
October 9, 2006
Document No. 38-12029 Rev. *C
31
[+] Feedback
5. Ordering Information
The following table lists the CY8C24x23A automotive PSoC device group’s key package features and ordering codes.
RAM
(Bytes)
Switch Mode
Pump
Temperature
Range
Digital Blocks
Analog Blocks
Digital IO Pins
Analog Inputs
Analog Outputs
XRES Pin
CY8C24223A-12PVXE
4K
256
No
-40C to +125C
4
6
16
8
2
Yes
20 Pin (210 Mil) SSOP
(Tape and Reel)
CY8C24223A-12PVXET
4K
256
No
-40C to +125C
4
6
16
8
2
Yes
28 Pin (210 Mil) SSOP
CY8C24423A-12PVXE
4K
256
No
-40C to +125C
4
6
24
10
2
Yes
28 Pin (210 Mil) SSOP
(Tape and Reel)
CY8C24423A-12PVXET
4K
256
No
-40C to +125C
4
6
24
10
2
Yes
5.1
Ordering
Code
20 Pin (210 Mil) SSOP
Package
Flash
(Bytes)
Table 5-1. CY8C24x23A Automotive PSoC Key Features and Ordering Information
Ordering Code Definitions
CY 8 C 24 xxx-12xx
Package Type:
PX = PDIP Pb-Free
SX = SOIC Pb-Free
PVX = SSOP Pb-Free
LFX = QFN Pb-Free
LKX = QFN Pb-Free
AX = TQFP Pb-Free
Thermal Rating:
C = Commercial
I = Industrial
E = Extended
Speed: 12 MHz
Part Number
Family Code
Technology Code: C = CMOS
Marketing Code: 8 = Cypress PSoC
Company ID: CY = Cypress
October 9, 2006
Document No. 38-12029 Rev. *C
32
[+] Feedback
6. Sales and Company Information
To obtain information about Cypress Semiconductor or PSoC sales and technical support, reference the following information.
Cypress Semiconductor
198 Champion Court
San Jose, CA 95134
408.943.2600
Web Links:
6.1
Company Information – http://www.cypress.com
Sales – http://www.cypress.com/aboutus/sales_locations.cfm
Technical Support – http://www.cypress.com/support/login.cfm
Revision History
Table 6-1. CY8C24x23A Automotive Data Sheet Revision History
Document Title:
CY8C24223A and CY8C24423A Automotive PSoC Mixed-Signal Array Final Data Sheet
Document Number: 38-12029
Issue Date
Origin of Change
**
Revision
238268
ECN #
See ECN
SFV
First release of CY8C24x23A Automotive Preliminary Data Sheet.
*A
271471
See ECN
HMT
Update per SFV memo. Input MWR changes, including removing SMP. Change to Final.
*B
286089
See ECN
HMT
Update characterization data. Fine tune pinouts. Add Reflow Peak Temp. table.
*C
512475
See ECN
HMT
Add Low Power Comparator (LPC) AC/DC electrical spec. tables. Add ISSP note to pinout tables.
Update typical and recommended Storage Temperature per extended temp. specs. Update CY branding and QFN convention. Update copyright and trademarks.
Distribution: External/Public
6.2
Description of Change
Posting: None
Copyrights and Flash Code Protection
Copyrights
© Cypress Semiconductor Corp. 2004-2006. All rights reserved. PSoC Designer™, Programmable System-on-Chip™, and PSoC Express are trademarks and PSoC® is
a registered trademark of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations.
The information contained herein is subject to change without notice. Cypress Semiconductor assumes no responsibility for the use of any circuitry other than circuitry
embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products
for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of
Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress
Semiconductor against all charges. Cypress Semiconductor products are not warranted nor intended to be used for medical, life-support, life-saving, critical control or safety
applications, unless pursuant to an express written agreement with Cypress Semiconductor.
Flash Code Protection
Note the following details of the Flash code protection features on Cypress Semiconductor PSoC devices.
Cypress Semiconductor products meet the specifications contained in their particular data sheets. Cypress Semiconductor believes that its family of products is one of the
most secure families of its kind on the market today, regardless of how they are used. There may be methods, unknown to Cypress Semiconductor, that can breach the
code protection features. Any of these methods, to our knowledge, would be dishonest and possibly illegal. Neither Cypress Semiconductor nor any other semiconductor
manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."
Cypress Semiconductor is willing to work with the customer who is concerned about the integrity of their code. Code protection is constantly evolving. We at Cypress
Semiconductor are committed to continuously improving the code protection features of our products.
October 9, 2006
© Cypress Semiconductor Corp. 2004-2006 — Document No. 38-12029 Rev. *C
33
[+] Feedback