Intersil ISL6884IAZ Ccfl brightness controller Datasheet

ISL6884
®
Data Sheet
March 9, 2006
FN9265.0
CCFL Brightness Controller
Features
ISL6884 controls Pulse Width Modulated Dimming for up to
8 inverters to supply power to up to 40 Cold Cathode
Fluorescent Lamps (CCFL) for back lighting in large LCD
displays.
• Wide Supply Voltage Range of 3.0V to 5.5V
The ISL6884 brightness controller provides an I2C interface
for dimming control, enable, status, and brightness balance.
The duty cycle of all 8 DPWM outputs is adjusted with a
Master Brightness Control register. The duty cycle of each of
the 8 DPWM outputs can be offset from the master
brightness to adjust for uniform brightness.
The PWM dimming frequency can be set by an internal,
adjustable oscillator or synchronized to an external source to
minimize interference with video.
ISL6884’s slave address is:
• Dimming
- I2C dimming control input
- PWM dimming can be synchronized to an external
source or set by an internal, adjustable oscillator.
- 8 channel dimming allows the user to balance the
brightness of the CCFL lamps via I2C control
- User programmable fault time out
• User Programmable Fault Time Out
• I2C Status Output
• Pb-Free Plus Anneal Available (RoHS Compliant)
Pinout
ISL6884
(20 LD SSOP)
TOP VIEW
• 1101_1111 for reading
• 1101_1110 for writing
LAMP_ON 1
Ordering Information
PART
NUMBER
ISL6884IAZ
(See Note)
ISL6884IAZ-T
(See Note)
TEMP. RANGE
(oC)
-40 to 85
PACKAGE
20 Ld SSOP
(Pb-free)
PKG.
DWG. #
M20.15
20 Ld SSOP Tape M20.15
and Reel
(Pb-free)
-40 to 85
20 VDD
TESTEN 2
19 REGCAP
GNDPLL 3
18 DPWM_8
PLL1 4
17 DPWM_7
EN 5
16 DPWM_6
DPWM_SYNC 6
15 DPWM_5
OSCTEST 7
14 DPWM_4
SCL 8
13 DPWM_3
SDA 9
12 DPWM_2
GND 10
11 DPWM_1
NOTE: Intersil Pb-free plus anneal products employ special Pb-free
material sets; molding compounds/die attach materials and 100%
matte tin plate termination finish, which are RoHS compliant and
compatible with both SnPb and Pb-free soldering operations. Intersil
Pb-free products are MSL classified at Pb-free peak reflow
temperatures that meet or exceed the Pb-free requirements of
IPC/JEDEC J STD-020.
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright Intersil Americas Inc. 2006. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.
ISL6884
Block Diagram
VDD
GND
BGREF
2.5V REG
POR
EN
REGCAP
ENAB
I2C ENABLE
fault timer
STATUS
PWM
DIMMING
PLL
DPWM SYNC
8 CH DPWM GEN
PLL1
GNDPLL
OSC
LAMP ON
DPWM_8
DPWM_7
DPWM_6
DPWM_5
DPWM_4
DPWM_3
DPWM_2
DPWM_1
8
BRIGHTNESS
SDA
SCL
I2C
interface
STATUS
ENABLE (I2C)
TESTEN
OSCTEST
CCFL Brightness Controller
2
FN9265.0
March 9, 2006
ISL6884
Simplified System Diagram - Central Controller and Multiple Local Controllers
ISL6884
CENTRAL
CONTROLLER
SYSTEM I2C
MASTER
SCL
SDA
DPWM 1
DPWM 2
DPWM 3
DPWM 4
CCFL
DPWM
ISL6882
LOCAL
CONTROLLER
DRIVE
IFB
VFB
CCFL
DRIVE
ISL6883
DRIVER
PM IN
DRIVE
ISL6883
DRIVER
PM IN
DRIVE
ISL6883
DRIVER
DRIVE
ISL6883
DRIVER
CCFL
PHASE MODULATION OUT
CCFL
DPWM
ISL6882
LOCAL
CONTROLLER
DRIVE
IFB
VFB
CCFL
CCFL
PHASE MODULATION OUT
CCFL
DPWM
ISL6882
LOCAL
CONTROLLER
DRIVE
IFB
VFB
CCFL
PM IN
CCFL
PHASE MODULATION OUT
I
F
N
O
C
N
E
D
L
A
I
T
DPWM
CCFL
ISL6882
LOCAL
CONTROLLER
DRIVE
IFB
VFB
CCFL
PM IN
CCFL
PHASE MODULATION OUT
3
FN9265.0
March 9, 2006
ISL6884
ISL6884 Application Schematic
external
hardware
enable
Use these parts
to adjust the
internal DPWM
oscillator
frequency
LAMPON
output from
ISL6882
VDD
LAMP_ON
TESTEN
GNDPLL
3300
PLL1
EN
1uF
2200
DPWM_SYNC
OSCTEST
SCL
SDA
GND
1
20
2
19
3
18
4
17
5
16
6 ISL6884 15
7
14
8
13
9
12
10
11
VDD
REGCAP
DPWM_8
DPWM_7
DPWM_6
to DPWM
dimming
inputs to
up to 8
ISL6882
DPWM_5
DPWM_4
DPWM_3
DPWM_2
DPWM_1
0.47uF
0.1uF
73.2K
This is the LPF for
the DPWM PLL
to the system master,
other I2C devices and
pull up resisters
1uF
1uF
0.01uF
external signal to
sync DPWM
4
FN9265.0
March 9, 2006
ISL6884
Absolute Maximum Ratings
Thermal Information
Supply Voltage (VDD) . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to 6.0V
Input/Output Voltage . . . . . . . . . . . . . . . . . . . . -0.3V to VDD + 0.3V
Thermal Resistance (Typical, Notes 1)
Recommended Operating Conditions
Thermal Information
Ambient Temperature Range . . . . . . . . . . . . . . . . . . . .-40°C to 85°C
Maximum Operating Junction Temperature . . . . . . . . . . . . . . 125°C
Supply Voltage, VDD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5V ±10%
Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . 150°C
Maximum Storage Temperature Range . . . . . . . . . . . -65°C to 150°C
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . 300°C
(SSOP - Lead Tips Only)
θJA (°C/W)
20 Ld SSOP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
110
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTES:
1. θJA is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
Electrical Specifications
Recommended Operating Conditions, Unless Otherwise Noted
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
POWER ON RESET
VDD Rising
PORrising
2.4
2.7
3.0
V
VDD Falling
PORfalling
2.2
2.5
2.7
V
PORhyst
-
200
-
mV
2.3
2.5
2.7
V
POR Hysteresis
VOLTAGE REGULATOR
Regulated Voltage
Vreg
External Capacitor = 1µF, ESR<1Ω
LOGIC LEVEL INPUTS (EN, DPWM_SYNC, LAMPON)
V In High
VIHLOGIC
2.6
-
-
V
V In Low
VILLOGIC
-
-
0.8
V
Vhyst
-
140
-
mV
Vin = VDD
-
10
-
nA
Vin = 0V
-
-10
-
nA
Hysteresis
Input Current
I_IN
I2 C
V In Low
VIL
-
-
0.3*VDD
V
V In High
VIH
0.7*VDD
-
-
V
Schmitt Trigger Input Hysteresis
Vhys
-
0.05*VDD
-
V
V Out Low
VOL
I in low = 3mA
-
-
0.4
V
SDA, SCL Rise Time
Trise_I2C
Cload = 200pF
Rpullup = 1700, 30%-70%
-
300
-
ns
SDA, SCL Fall Time
Tfall_I2C
Cload = 200pF
Rpullup = 1700, 30%-70%
-
-
300
ns
5
FN9265.0
March 9, 2006
ISL6884
Electrical Specifications
Recommended Operating Conditions, Unless Otherwise Noted (Continued)
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
ffreerun
-
160
-
Hz
DPWM PLL Lock Frequency
flock
120
160
200
Hz
Lock Time
Tlock
-
150
-
ms
DPWM
DPWM PLL Free Run Frequency
DPWM Duty Cycle
DPWMDCmin BRT_M = 00hex (Note 3)
3
4
5
%
DPWM Duty Cycle
DPWMDCmid BRT_M = 7Fhex (Note 3)
49
50
51
%
DPWM Duty Cycle
DPWMDCmax BRT_M = FFhex (Note 3)
98
-
100
%
DPWM Output High
VOH
IOH = 2mA
0.7*VDD
-
-
V
DPWM Output Low
VOL
IOL = 2mA
-
-
0.3*VDD
V
DPWM Rise Time
Trise_DPWM
Cload = 200pF
-
-
500
ns
DPWM Fall Time
Tfall_DPWM
Cload = 200pF
-
-
500
ns
NOTE:
2. Master enable (0X2B) = 01, channel enable (0X2C) = FF, all other registers in default mode
Pin Description
VDD - Power input for digital systems. All functions are
disabled unless this pin exceeds 3V (see Power On Reset
specs). A 0.01µF decoupling cap should be placed between
VDD and GND with the shortest possible traces.
GND - Ground for digital systems.
REGCAP - An external 1µF capacitor to decouple the
internal 2.5V regulator.
EN - Logic level input signal. Voltage at this pin above a
threshold ENables circuit operation.
DPWM SYNC - A logic level input signal. The dimming PWM
frequency oscillator will synchronize to this signal (if
present). If no signal is present at this pin, the internal
DPWM oscillator will free run at approximately 160Hz.
PLL1 - Analog input. An RC network on these pins sets the
loop response of the DPWM Phase Locked Loop. A voltage
source or resister divider at this pin will set the DPWM
frequency. See the graph below for approximate frequency
vs voltage at PLL1.
DPWM 1:8 - Logic level outputs that control the analog and
PWM dimming of each of 8 ISL6882s. The duty cycle of the
DPWM signals range from 4% (minimum brightness) to
100% (maximum brightness). A low pass filter in the inverter
Controller converts the DPWM duty cycle to a DC voltage
that performs 3:1 analog dimming. The combined dimming
range is 100:1. The dimming value is set by I2C registers.
LAMP_ON - A logic level input signal. A high level on the pin
indicates that all lamps are ON and operating normally. A low
level at this pin indicates that at least one of the lamps is
either not ignited or out of the circuit. When this pin is low,
the fault timer runs. When this pin is high, the fault timer is
reset. Because this is a high impedance line that may be
routed near sources of EMI, it is recommended that a 10K
resister is placed in series between the LAMP_ON pin and
all other circuits.
SDA, SCL - Logic level input/output signals. SDA is the I2C
data line and SCL is the I2C clock line. The ISL6884
receives data via I2C to enable or disable the inverters, set
dimming for each channel, and set the number of channels.
System status can be read via I2C.
220
DPWM Frequency (Hz)
GNDPLL - A separate ground terminal for the PLL. Filter
and bias components on PLL1 should be connected to this
ground with the shortest possible traces. This pin is also
connected to the system ground with a trace that is not
critical.
200
180
160
140
120
100
F_DPWM=V_PLL1*160+8
80
TESTEN and OSCTEST - These pins are used for internal
tests. They should be left unconnected in normal operation.
measured
60
0.5
0.7
0.9
1.1
1.3
Voltage at PLL1 (V)
6
FN9265.0
March 9, 2006
ISL6884
I2C Register Description
Register addresses and default values are given in the
following Register Description Table.
I2C Slave Address - ISL6884’s slave address is:
• 1101_1111 for reading
• 1101_1110 for writing
BRT_M - Master Brightness Control input. This register
controls the duty cycle of al 8 DPWM outputs.
BRT_OS[1..8] - Brightness offset. These registers allow the
system designer to increase or decrease the duty cycle of
individual channel to equalize the brightness of all lamps in a
system. Note: Value is stored as 2’s complement number.
MSTR_EN - Master Enable, This signal is AND’ed with the
EN pin to create the enable for the PWM dimming output. If
this bit OR the EN pin is low the DPWM outputs are held low.
CH_EN - Individual Channel Enables for each DPWM
output. If only DPWM 1, 3, 5 and 7 are to be used, CH_EN
bits 1, 3, 5, and 7 should be set to 1 and bits 2, 4, 6, and 8
should be set to 0.
FLT_TOUT - Fault Timer Time Out Setting. This register
controls the response of the ISL6884 to a logic low input on
the LAMPON pin (indicating that one or more lamps is NOT
ON). A value between 0X01 and 0XFF in the FLT_TOUT
register will set the time that ISL6884 will operate with a low
signal at the LAMPON pin (fault time out). The adjustment
range is from less than 0.1 second to approximately 2
seconds. The power on reset default time out is 1 second.
After a fault time out, all DPWM outputs are latched low until
power is cycled. If FLT_TOUT is set to 0X00, ISL6884 will
not time out and will continue to operate even with a low
signal at the LAMPON pin.
STATUS - indicates the status of the Time out Fault,
LAMPON input signal and ENABLE (MSTR_EN AND EN
pin).
7
FN9265.0
March 9, 2006
ISL6884
Register Description Table
Register Descriptions:
NOTES:
1. sb denotes sign bit for 2’s compliment numbers.
2. The second row shows the register’s default value loaded at Power On Reset.
TABLE 1. REGISTER DESCRIPTION TABLE (READ/WRITE REGISTERS)
WORD NAME
DESCRIPTION
BYTE
ADDRESS
MSB LABEL
BIT 6 LABEL
BIT 5 LABEL
BIT 4 LABEL
BIT 3 LABEL
BIT 2 LABEL
BIT 1 LABEL
LSB LABEL
POR
POR VALUE
POR VALUE
POR VALUE
POR VALUE
POR VALUE
POR VALUE
POR VALUE
POR VALUE
BRT_M
Brightness Magnitude Setting
0x00
b7
b6
b5
b4
b3
b2
b1
b0
POR
0
0
1
1
1
1
1
1
brt_os1
Brightness Offset for Light Sensor 1. Note: Value is stored as 2’s complement number
0x01
POR
brt_os2
0
0
brt_os3
0
0
brt_os4
0
0
brt_os5
0
0
POR
brt_os7
0
0
0
0
brt_os8
0
0
mstr_en
0
0
0
0
0
sb
b4
b3
b2
b1
b0
0
0
0
0
0
0
sb
b4
b3
b2
b1
b0
0
0
0
0
0
0
sb
b4
b3
b2
b1
b0
0
0
0
0
0
0
sb
b4
b3
b2
b1
b0
0
0
0
0
0
0
sb
b4
b3
b2
b1
b0
0
0
0
0
0
0
sb
b4
b3
b2
b1
b0
0
0
0
0
0
0
Brightness Offset for Light Sensor 8. Note: Value is stored as 2’s complement number.
0x08
POR
0
Brightness Offset for Light Sensor 7. Note: Value is stored as 2’s complement number.
0x07
POR
b0
Brightness Offset for Light Sensor 6. Note: Value is stored as 2’s complement number.
0x06
POR
b1
Brightness Offset for Light Sensor 5. Note: Value is stored as 2’s complement number
0x05
brt_os6
b2
Brightness Offset for Light Sensor 4. Note: Value is stored as 2’s complement number.
0x04
POR
b3
Brightness Offset for Light Sensor 3. Note: Value is stored as 2’s complement number
0x03
POR
b4
Brightness Offset for Light Sensor 2. Note: Value is stored as 2’s complement number.
0x02
POR
sb
0
0
sb
b4
b3
b2
b1
b0
0
0
0
0
0
0
Master Enable, This signal is AND’ed with the en pin to create the enable for the PWM dimming output.
0x2a
POR
ch_en
mstr_en
0
0
0
0
0
0
0
0
Individual Channel Enables for each DPWM output.
0x2b
b7
b6
b5
b4
b3
b2
b1
b0
POR
0
0
0
0
0
0
0
0
flt_tout
Fault Timer Time Out Setting.
8
FN9265.0
March 9, 2006
ISL6884
TABLE 1. REGISTER DESCRIPTION TABLE (READ/WRITE REGISTERS) (Continued)
WORD NAME
DESCRIPTION
BYTE
ADDRESS
MSB LABEL
BIT 6 LABEL
BIT 5 LABEL
BIT 4 LABEL
BIT 3 LABEL
BIT 2 LABEL
BIT 1 LABEL
LSB LABEL
POR
POR VALUE
POR VALUE
POR VALUE
POR VALUE
POR VALUE
POR VALUE
POR VALUE
POR VALUE
0x2c
b7
b6
b5
b4
b3
b2
b1
b0
1
0
0
0
0
0
0
0
POR
CM
Maximum Fails Setting. This value determines how many consecutive I2C fails can occur before channel is faulted.
0x2d
POR
i2c_suh
_pres
0
0
POR
i2c_scl_
lpres
POR
0
0
1
0
0
b5
b4
b3
b2
b1
b0
0
0
0
1
1
0
I2C SCL High Time Preset Value. See I2C Document for description.
Caution! Changing this register from its default value may result in unpredictable behavior
0
0
b5
b4
b3
b2
b1
b0
0
0
0
1
0
0
I2C SCL Low Time Preset Value. See I2C Document for description.
Caution! Changing this register from its default value may result in unpredictable behavior
0x30
i2c_bfree
0
Caution! Changing this register from its default value may result in unpredictable behavior
0x2f
POR
0
b0
I2C Setup/Hold Preset Value. See I2C Document for description.
0x2E
i2c_scl
_hpres
0
b1
0
0
b5
b4
b3
b2
b1
b0
0
1
0
0
1
0
I2C Bus Free Time Value. See I2C Document for description.
Caution! Changing this register from its default value may result in unpredictable behavior
0x31
POR
i2c
_stretch
0
0
b5
b4
b3
b2
b1
b0
0
0
1
0
1
1
I2C Stretch Value. See I2C Document for description.
Caution! Changing this register from its default value may result in unpredictable behavior
0x32
POR
toc_spd
_ctrl
i2c_stretch
0
0
0
0
0
0x33
POR
toc_spd
_ctrl
0
0
0
b18
b17
b16
0
0
0
Time Out Counter Speed Control. See I2C Document for description
Caution! Changing this register from its default value may result in unpredictable behavior
0
0
0
0
0
Time Out Counter Speed Control. See I2C Document for description.
Caution! Changing this register from its default value may result in unpredictable behavior
0x34
b15
b14
b13
b12
b11
b10
b9
b8
POR
1
1
1
0
0
1
1
1
toc_spd
_ctrl
Time Out Counter Speed Control. See I2C Document for description.
Caution! Changing this register from its default value may result in unpredictable behavior
0x35
b7
b6
b5
b4
b3
b2
b1
b0
POR
0
0
1
1
1
0
0
0
dc_max
0x36
POR
dc_min
Duty Cycle Maximum Setting. See DPWM Document for description
Caution! Changing this register from its default value may result in unpredictable behavior
b7
b6
b5
b4
b3
b2
b1
b0
1
1
1
1
1
1
1
1
Duty Cycle Minimum Setting. See DPWM Document for description.
Caution! Changing this register from its default value may result in unpredictable behavior
9
FN9265.0
March 9, 2006
ISL6884
TABLE 1. REGISTER DESCRIPTION TABLE (READ/WRITE REGISTERS) (Continued)
WORD NAME
DESCRIPTION
BYTE
ADDRESS
MSB LABEL
BIT 6 LABEL
BIT 5 LABEL
BIT 4 LABEL
BIT 3 LABEL
BIT 2 LABEL
BIT 1 LABEL
LSB LABEL
POR
POR VALUE
POR VALUE
POR VALUE
POR VALUE
POR VALUE
POR VALUE
POR VALUE
POR VALUE
0x37
b7
b6
b5
b4
b3
b2
b1
b0
POR
0
0
0
0
1
0
0
1
pwm_
sync_sel
PWM Sync Mode Select.
PWM_SYNC_SEL = xxxxxx00: INTERNAL ONLY. DPWM frequency set by an internal oscillator. External DPWM_SYNC is
ignored.
PWM_SYNC_SEL = xxxxxx01: AUTOMATIC SYNC SELECT. DPWM frequency set by an external DPWM_SYNC signal if it is
present or by the internal oscillator if no external signal is present.
PWM_SYNC_SEL = xxxxxx10: EXTERNAL ONLY. DPWM frequency set by an external signal at DPWM_SYNC. No signal at
DPWM_SYNC results in no DPWM output switching.
0x38
POR
pll_bypass
pmp1
pmp0
0
0
0
0
0
pwm_sync
_sel1
0
1
pll_bypass
pmp1
pmp0
0
0
0
0
Bypass PLL bit = 1 forces DPWM frequency to an internal oscillator.
Charge Pump Bit1. See Plan 9 CDR Document for description.
Charge Pump Bit0. See Plan 9 CDR Document for description.
Caution! Changing this register from its default value may result in unpredictable behavior
0x39
POR
pwm_sync
_sel2
0
0
0
0
0
Mux Selection for test mode mux. If the part is in test mode, the decode of this value changes the following pins:mx_sel = 0: dpwm6, dpwm7,
dpwm8 in functional mode.
mx_sel = 1: dpwm6 = vco_out, dpwm7 = div512_out, dpwm8 = div64_clk.
mx_sel = 2: dpwm6 in functional mode, dpwm7 = clk_d4, dpwm8 = dpwm_clk.
Caution! Changing this register from its default value may result in unpredictable behavior
0x3A
POR
0
0
10
0
0
mx_sel
b3
b2
b1
b0
0
0
0
0
FN9265.0
March 9, 2006
ISL6884
I2C Bus General Description
Data Validity
Introduction
(Refer to Philips I2C Specification, Rev. 2.1)
The I2C bus is a 2 wire communication bus for integrated
circuits. I2C, I2C or IIC are commonly used instead of the
formal name Inter-Integrated-Circuit bus. The 2 wires are the
SCL (Serial CLock) and SDA (Serial DAta). All ICs on the
bus are connected to the SCL and SDA lines. SCL and SDA
pins on each device are bidirectional and can act as either
inputs or open drain outputs. Which device is transmitting
and receiving is determined by the bus protocol which will be
described below.
The data on the SDA line must be stable during the HIGH
period of the clock. The HIGH or LOW state of the data line
can only change when the clock signal on the SCL line is
LOW. Refer to Figure 2.
SDA
SCL
DATA LINE CHANGE
STABLE
OF DATA
DATA VALID ALLOWED
VDD
FIGURE 2. DATA VALIDITY
I2C Slave
input
output
I2C Master
SCL
control
CPU
SDA
control
input
input
output
output
SCL
control
SDA
control
state
machine,
registers,
memory,
etc.
input
output
I2C Slave
input
output
SDA
SCL
input
output
SCL
control
SDA
control
state
machine,
registers,
memory,
etc.
to other
slave devices
A typical I2C bus system is made of a ‘master’ that initiates
communication (usually a microprocessor) and one or more
‘slaves’ that respond to commands from the master. Each
slave has a device address. In a typical communication
sequence, the master will initiate communication with a ‘start
condition’ followed by the address of one of the slave
devices. The slave device must acknowledge that it
recognizes its address. After receiving the acknowledge, the
master will transmit one or more bytes of commands and
data. If the slave device is an EEPROM the command is the
address within the EEPROM that is to be read or written. If
data is to be written to the EEPROM the master transmits it
after the command.
Byte Format
Every byte put on the SDA line must be eight bits long. The
number of bytes that can be transmitted per transfer is
unrestricted. Each byte has to be followed by an
acknowledge bit. Data is transferred with the most significant
bit first (MSB).
Acknowledge
The master (microprocessor) puts a resistive HIGH level on
the SDA line during the acknowledge clock pulse (Figure 3).
The peripheral that acknowledges has to pull down (LOW)
the SDA line during the acknowledge clock pulse, so that the
SDA line is stable LOW during this clock pulse. (Of course,
set-up and hold times must also be taken into account.)
The peripheral which has been addressed has to generate
an acknowledge after the reception of each byte, otherwise
the SDA line remains at the HIGH level during the ninth
clock pulse time. In this case, the master transmitter can
generate the STOP information in order to abort the transfer.
SCL
1
START and STOP Conditions
As shown in Figure 1, START condition is a HIGH to LOW
transition of the SDA line while SCL is HIGH.
The STOP condition is a LOW to HIGH transition on the SDA
line while SCL is HIGH. A STOP condition must be sent
before each START condition.
2
8
9
SDA
MSB
START
ACKNOWLEDGE
FROM SLAVE
FIGURE 3. ACKNOWLEDGE ON THE I2C BUS
SDA
SCL
S
P
START
CONDITION
STOP
CONDITION
FIGURE 1. START AND STOP WAVEFORMS
11
FN9265.0
March 9, 2006
1 1 0 1 1 1
0
ISL6884
DEVICE
WRITE ADDRESS
12
ISL6884
DEVICE
READ ADDRESS
bit 1
bus idle
stop
NO ACK from MASTER tells
ISL6884 to stop sending data
DATA READ FROM
REGISTER ADDRESS
A+n
bit 0 (LSB)
bus idle
stop
bit 0 (LSB)
bit 1
bit 2
bit 3
bit 4
bit 5
bit 6
bit 7 (MSB)
bus idle
stop
ACK from ISL6884
bit 0 (LSB)
bit 1
bit 2
bit 3
bit 4
bit 5
bit 6
bit 7 (MSB)
ACK from ISL6884
DATA WRITTEN TO THE
REGISTER ADDRESS
A+n
bit 2
bit 3
bit 4
bit 5
bit 6
bit 7 (MSB)
bit 1
bit 0 (LSB)
NO ACK from MASTER tells
ISL6884 to stop sending data
DATA READ FROM THE
REGISTER ADDRESS
ACK from MASTER
DATA READ FROM
REGISTER ADDRESS
A
bit 0 (LSB)
bit 2
bit 3
bit 4
bit 5
bit 6
bit 7 (MSB)
bit 0 (LSB)
bit 1
bit 2
bit 3
bit 4
bit 5
bit 6
bit 7 (MSB)
ACK from ISL6884
DATA WRITTEN TO THE
REGISTER ADDRESS
A+1
bit 1
bit 2
bit 3
bit 4
bit 5
1
bit 6
ISL6884
DEVICE
READ ADDRESS
bit 7 (MSB)
1
bit 0 ( R / W )
1 1 0 1 1 1
ACK from ISL6884
DATA WRITTEN TO THE
REGISTER ADDRESS A
bit 0 ( R / W )
bit 1
bit 2
bit 3
bit 4
bit 5
bit 6
bit 7 (MSB)
re-start
bit 0 (LSB)
bit 1
bit 2
bit 3
bit 4
bit 5
bit 6
bit 7 (MSB)
bus idle
stop
ACK from ISL6884
bit 0 (LSB)
bit 1
bit 2
bit 3
bit 4
bit 5
bit 6
bit 7 (MSB)
ACK from ISL6884
DATA WRITTEN TO THE
REGISTER ADDRESS
ACK from ISL6884
1 1 0 1 1 1
bit 1
bit 2
bit 3
bit 4
REGISTER ADDRESS
bit 5
bit 6
bit 7 (MSB)
re-start
bit 0 (LSB)
bit 1
bit 2
bit 3
bit 4
bit 5
bit 6
bit 7 (MSB)
ACK from ISL6884
REGISTER ADDRESS
ACK from ISL6884
bit 0 (LSB)
bit 1
bit 2
bit 3
bit 4
bit 5
bit 6
bit 7 (MSB)
bit 1
bit 0 (LSB)
ACK from ISL6884
WRITE
REGISTER ADDRESS
ACK from ISL6884
FIRST REGISTER
ADDRESS
A
bit 0 (LSB)
bit 1
bit 2
bit 3
bit 4
bit 5
ISL6884
DEVICE
WRITE ADDRESS
bit 6
0
bit 7 (MSB)
ISL6884
DEVICE
WRITE ADDRESS
ACK from ISL6884
0
bit 0 ( R / W )
ISL6884
DEVICE ADDRESS
ACK from ISL6884
1
bit 0 ( R / W )
bit 2
bit 3
bit 4
bit 5
bit 6
1
ACK from ISL6884
1
bit 0 ( R / W )
1 1 0 1 1 1
1
bit 1
bit 2
bit 3
bit 4
bit 5
bit 6
1 1 0 1 1 1
bit 1
bit 2
bit 3
bit 4
bit 5
bit 6
bit 7 (MSB)
start
bus idle
1 1 0 1 1 1
bit 1
bit 2
bit 3
bit 4
bit 5
SDA
bit 6
SDA
bit 7 (MSB)
start
bus idle
SDA
bit 7 (MSB)
start
bus idle
SDA
bit 7 (MSB)
start
bus idle
ISL6884
I2C Transactions Between the System Master and the ISL6884
Below are typical transactions between the system master and the ISL6884.
WRITING TO ONE REGISTER IN ISL6884
SCL
0
WRITING N CONSECUTIVE REGISTERS TO ISL6884
SCL
READING ONE REGISTER IN ISL6884
SCL
1
READING CONSECUTIVE REGISTER FROM ISL6884
SCL
1
FN9265.0
March 9, 2006
ISL6884
Shrink Small Outline Plastic Packages (SSOP)
Quarter Size Outline Plastic Packages (QSOP)
N
INDEX
AREA
H
0.25(0.010) M
2
GAUGE
PLANE
INCHES
SYMBOL
3
0.25
0.010
SEATING PLANE
-A-
20 LEAD SHRINK SMALL OUTLINE PLASTIC PACKAGE
(0.150” WIDE BODY)
E
-B-
1
M20.15
B M
A
D
L
h x 45°
-C-
α
e
A2
A1
B
C
0.10(0.004)
0.17(0.007) M
C A M
B S
NOTES:
1. Symbols are defined in the “MO Series Symbol List” in Section 2.2 of
Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension “D” does not include mold flash, protrusions or gate burrs.
Mold flash, protrusion and gate burrs shall not exceed 0.15mm
(0.006 inch) per side.
MIN
MILLIMETERS
MAX
MIN
MAX
NOTES
A
0.053
0.069
1.35
1.75
-
A1
0.004
0.010
0.10
0.25
-
A2
-
0.061
-
1.54
-
B
0.008
0.012
0.20
0.30
9
C
0.007
0.010
0.18
0.25
-
D
0.337
0.344
8.56
8.74
3
E
0.150
0.157
3.81
3.98
4
e
0.025 BSC
0.635 BSC
-
H
0.228
0.244
5.80
6.19
-
h
0.0099
0.0196
0.26
0.49
5
L
0.016
0.050
0.41
1.27
6
N
α
20
0°
20
8°
0°
7
8°
Rev. 1 6/04
4. Dimension “E” does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per
side.
5. The chamfer on the body is optional. If it is not present, a visual index
feature must be located within the crosshatched area.
6. “L” is the length of terminal for soldering to a substrate.
7. “N” is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. Dimension “B” does not include dambar protrusion. Allowable dambar protrusion shall be 0.10mm (0.004 inch) total in excess of “B” dimension at maximum material condition.
10. Controlling dimension: INCHES. Converted millimeter dimensions
are not necessarily exact.
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
13
FN9265.0
March 9, 2006