N
Comlinear CLC408
High-Speed, Low-Power Line Driver
General Description
Features
The Comlinear CLC408 delivers high output drive current
(96mA), but consumes minimal quiescent supply current
(1.5mA). Its current feedback architecture, fabricated in an
advanced complementary bipolar process, maintains consistent
performance over a wide range of gains and signal levels.
■
■
■
■
■
■
■
Applications
■
■
■
■
The CLC408 drives low-impedance loads, including capacitive
loads, with little change in performance. Into a 100Ω load, it
delivers -85/-64dBc second/third harmonic distortion (Av = +2,
V o = 2V pp , f = 1MHz). With a 25Ω load, and the same
conditions, it produces only -67/-62dBc second/third harmonic
distortion. It is also an excellent choice for driving high currents
into single-ended transformers and coils.
When driving the input of high resolution A/D converters, the
CLC408 provides excellent -85/-75dBc second/third harmonic
distortion and fast settling time (Av = +2, Vo = 2Vpp, f = 1MHz,
RL =1kΩ).
■
■
■
■
Coaxial cable driver
Twisted pair driver
Transformer/coil driver
High capacitive load driver
Video line driver
ADSL/HDSL driver
Portable/battery-powered line driver
A/D driver
Non-Inverting Frequency Response
(Av = +2V/V, RL = 25Ω)
Normalized Magnitude (1dB/div)
The CLC408 offers superior dynamic performance with a
130MHz small-signal bandwidth, 350V/µs slew rate and 4.6ns
rise/fall times (2Vpp). The combination of low quiescent power,
high output drive current, and high-speed performance make
the CLC408 a great choice for many portable and batterypowered personal communication and computing systems.
96mA output current
1.5mA supply current
130MHz bandwidth (Av = +2)
-85/-75dBc HD2/HD3 (1MHz)
15ns settling to 0.2%
350V/µs slew rate
Dual version available (CLC418)
Comlinear CLC408
High-Speed, Low-Power Line Driver
August 1996
1M
100M
10M
Frequency (Hz)
Typical Application Diagram
Pinout
Full Duplex Cable Driver
VinA
Rt1
+
CLC408
Rm1
Z0
Rm1
DIP & SOIC
+
CLC408
-
-
Rf1
Rg2
Rf2
VinB
Rt1
Rf1
Rg2
Rf2
VEE
-
VoB
CLC426
+
-
Rt2
© 1996 National Semiconductor Corporation
Printed in the U.S.A.
Rt2
CLC426
VoA
+
http://www.national.com
CLC408 Electrical Characteristics (Av = +2, Rf = 1kΩ, RL = 100Ω, VCC = + 5V, unless specified)
PARAMETERS
Ambient Temperature
CONDITIONS
CLC408AJ
FREQUENCY DOMAIN RESPONSE
-3dB bandwidth
Vout < 1.0Vpp
Vout < 4.0Vpp
-0.1dB bandwidth
Vout < 1.0Vpp
gain flatness
Vout < 1.0Vpp
peaking
DC to 200MHz
rolloff
<30MHz
linear phase deviation
<30MHz
differential gain
NTSC, RL=150Ω
differential phase
NTSC, RL=150Ω
TIME DOMAIN RESPONSE
rise and fall time
settling time to 0.2%
overshoot
slew rate
AV = +2
2V step
2V step
2V step
2V step
DISTORTION AND NOISE RESPONSE
2Vpp, 1MHz
2nd harmonic distortion
2Vpp, 1MHz; RL = 1kΩ
2Vpp, 5MHz
3rd harmonic distortion
2Vpp, 1MHz
2Vpp, 1MHz; RL = 1kΩ
2Vpp, 5MHz
equivalent input noise
voltage (eni)
>1MHz
non-inverting current (ibn)
>1MHz
inverting current (ibi)
>1MHz
STATIC DC PERFORMANCE
input offset voltage
average drift
input bias current (non-inverting)
average drift
input bias current (inverting)
average drift
power supply rejection ratio
common-mode rejection ratio
supply current
DC
DC
RL= ∞
MISCELLANEOUS PERFORMANCE
input resistance (non-inverting)
input capacitance (non-inverting)
common mode input range
output voltage range
RL = 100Ω
output voltage range
RL = ∞
output current
output resistance, closed loop
DC
TYP
+25°C
MIN/MAX RATINGS
+25°C
0 to 70°C -40 to 85°C
UNITS
NOTES
130
45
60
90
33
30
80
29
25
75
28
25
MHz
MHz
MHz
B
0.1
0
0.2
0.1
0.4
0.5
0.1
0.4
–
–
0.9
0.25
0.5
–
–
1.0
0.25
0.5
–
–
dB
dB
deg
%
deg
B
B
4.6
15
5
350
7.0
30
12
260
7.5
38
12
225
8.0
40
12
215
ns
ns
%
V/µs
-85
-85
-65
-64
-75
-50
–
–
-60
–
–
-45
–
–
-58
–
–
-44
–
–
-58
–
–
-44
dBc
dBc
dBc
dBc
dBc
dBc
5
1.4
13
6.3
1.8
16
6.6
1.9
17
6.7
2.3
18
nV/√Hz
pA/√Hz
pA/√Hz
2
25
2
60
2
20
55
52
1.5
8
–
8
–
10
–
50
48
1.7
11
35
11
80
18
90
48
46
1.8
11
40
15
110
20
110
48
46
1.8
mV
µV/˚C
µA
nA/˚C
µA
nA/˚C
dB
dB
mA
5
1
±2.7
± 3.3
±4.0
96
0.03
3
2
±2.3
±2.9
±3.8
96
0.15
2.5
2
±2.2
±2.8
±3.7
96
0.2
1
2
±2.0
±2.6
±3.5
60
0.3
MΩ
pF
V
V
V
mA
Ω
B
B
A
A
A
B
A
C
Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are
determined from tested parameters.
Absolute Maximum Ratings
supply voltage
output current (see note C)
common-mode input voltage
maximum junction temperature
storage temperature range
lead temperature (soldering 10 sec)
ESD rating (human body model)
Ordering Information
±7V
96mA
±VCC
+175°C
-65°C to +150°C
+300°C
2000V
Model
-40°C
-40°C
-40°C
-55°C
-40°C
to
to
to
to
to
+85°C
+85°C
+85°C
+125°C
+85°C
Description
8-pin PDIP
8-pin SOIC
8-pin SOIC, 750pc reel
8-pin SOIC, 2500pc reel
dice (commercial)
Package Thermal Resistance
Notes
Package
Plastic (AJP)
Surface Mount (AJE)
A) J-level: spec is 100% tested at +25°C, sample tested at +85°C.
LC/MC-level: spec is 100% wafer probed at +25°C.
B) J-level: spec is sample tested at +25°C.
C) The output current sourced or sunk by the CLC408 can
exceed the maximum safe output current.
http://www.national.com
Temperature Range
CLC408AJP
CLC408AJE
CLC408AJE-TR
CLC408AJE-TR13
CLC408ALC
qJC
qJA
115°C/W
130°C/W
125°C/W
150°C/W
Reliability Information
Transistor Count
MTBF (based on limited test data)
2
38
46Mhr
Typical Performance Characteristics (A
= +2, Rf = 1kΩ, RL = 100Ω, VCC = +5V, T = 25°C, CLC408AJ; unless specified)
v
Gain
Av+1
Av+10
Phase
0
Av+10
Rf=200
-90
Av+5
Rf=402
-180
Av+2
Rf=953
Av+1
Rf=3k
1M
Phase (deg)
Av+5
-270
-360
-450
Av-1
Gain
Av-5
Av-10
Av-2
Phase
0
Av-5
Rf=301
-90
-180
Av-10
Rf=200
1M
100M
10M
Vo = 1Vpp
Av-2
Rf=681
Av-1
Rf=806
-270
-360
-450
100M
10M
Vo = 1Vpp
Frequency Response vs. Vout
RL=100
Rf=1k
Gain
RL=100
Phase
0
RL=1k
-90
-180
RL=25
-270
-360
-450
1M
100M
10M
Frequency (Hz)
Frequency (Hz)
RL=1k
Rf=1.21k
RL=25
Rf=0.95k
Frequency (Hz)
Open Loop Transimpedance Gain, Z(s)
Frequency Response vs. Capacitive Load
1.0Vpp
2.0Vpp
4.0Vpp
CL=100pF
Rs =24.9
CL= 1000pF
Rs =5.7
+
Rs
-
CL
1k
1k
1M
100M
10M
80
100
-
60
CLC408
20
1k
100k
10k
1M
10M
100M
Frequency (Hz)
Frequency (Hz)
2nd & 3rd Harmonic Distortion
100
60
60
Vo
+
40
100M
Equivalent Input Noise
PSRR and CMRR
140
Phase
100Ω
10M
Frequency (Hz)
Gain
100
Ii
CL=10pF
Rs =100
1k
1M
20 logIZI (dBΩ)
Magnitude (1dB/div)
0.10Vpp
CL=0pF
Rs =0
180
Phase (deg)
Normalized Magnitude (1dB/div)
120
Vo = 1Vpp
Phase (deg)
Normalized Magnitude (1dB/div)
Av+2
Phase (deg)
Normalized Magnitude (1dB/div)
Vo = 1Vpp
Frequency Response vs. RL
Normalized Magnitude (1dB/div)
Inverting Frequency Response
Non-Inverting Frequency Response
100
-20
CMRR
30
PSRR
20
10
ibi
10
10
eni
-30
Distortion (dBc)
PSRR/CMRR (dB)
40
Noise Current (pA/√Hz)
Noise Voltage (nV/√Hz)
Vo = 2Vpp
50
-40
-50
2nd
RL = 100
3rd
RL = 100
-60
-70
3rd
RL = 1k
-80
2nd
RL = 1k
ibn
1
100M
1
0
1k
10k
100k
1M
10M
1k
100M
10k
100k
1M
10M
-90
1M
Frequency (Hz)
Frequency (Hz)
3rd Harmonic Distortion, RL = 25Ω
2nd Harmonic Distortion, RL = 25Ω
2nd Harmonic Distortion, RL = 100Ω
-20
-45
-50
10MHz
5MHz
-55
-60
2MHz
-65
1MHz
-70
-40
Distortion (dBc)
Distortion (dBc)
Distortion (dBc)
-55
-30
-50
10MHz
-50
5MHz
-60
2MHz
-70
1MHz
-80
-75
0
1
2
3
4
1
2
3
4
1MHz
1
5MHz
-60
2MHz
-70
-70
5MHz
-75
-80
2MHz
-85
1MHz
5
5
10MHz
-65
5MHz
-70
-75
2MHz
-80
1MHz
-85
-90
-95
4
4
-60
-90
1MHz
-80
3
3rd Harmonic Distortion, RL = 1kΩ
Distortion (dBc)
Distortion (dBc)
10MHz
-50
2
-55
10MHz
Distortion (dBc)
2MHz
-85
Output Amplitude (Vpp)
-65
Output Amplitude (Vpp)
-80
0
-40
3
5MHz
-75
5
-60
2
-70
2nd Harmonic Distortion, RL = 1kΩ
3rd Harmonic Distortion, RL = 100Ω
-30
1
10MHz
-65
Output Amplitude (Vpp)
Output Amplitude (Vpp)
0
-60
-90
0
5
10M
Frequency (Hz)
-95
0
1
2
3
Output Amplitude (Vpp)
3
4
5
0
1
2
3
4
5
Output Amplitude (Vpp)
http://www.national.com
Typical Performance Characteristics (A
v
Closed Loop Output Resistance
= +2, Rf = 1kΩ, RL = 100Ω, VCC = +5V, T = 25°C, CLC408AJ; unless specified)
Gain Flatness & Linear Phase Deviation
Small Signal Pulse Response
10
1
Phase
Gain
Output Voltage
Magnitude (0.1dB/div)
0.20
Phase Deviation (0.1°/div)
Output Resistance (Ω)
100
0.1
Av+2
0.10
0
Av-2
-0.10
-0.20
10M
1M
100M
Time (10ns/div)
10M
Frequency (Hz)
Frequency (Hz)
Large Signal Pulse Response
Long Term Settling Time
Short Term Settling Time
4.0
0.4
0.2
Vout = 2Vstep
2.0
0
-2.0
Av-2
-4.0
Vo (% Output Step)
Vo (% Output Step)
Output Voltage
Av+2
0.1
0
-0.1
0
-0.2
-0.4
-0.2
Time (10ns/div)
0.2
0
40n
20n
60n
80n
1µ
100n
10µ
100µ
100m
1
IBI, IBN, VOS vs. Temperature
Settling Time vs. Capacitive Load
70
10m
1m
Time (s)
Time (s)
3.5
7.0
60
50
50
40
Rs
30
40
30
Rs (Ω)
Settling Time (ns)
60
20
0.05%
20
10
6.0
3.0
5.0
IBI
2.5
4.0
2.0
3.0
1.5
2.0
IBN
IBI, IBN (µA)
Offset Voltage VOS (mV)
VOS
1.0
0.1%
10
20p
100p
1.0
0
1000p
0.5
-50
0
50
100
Temperature (°C)
CL (F)
CLC408 OPERATION
The CLC408 has a current-feedback (CFB) architecture
built in an advanced complementary bipolar process.
The key features of current-feedback are:
■
■
■
■
■
■
where:
■
■
■
AC bandwidth is independent of voltage gain
Inherently unity-gain stability
Frequency response may be adjusted with
feedback resistor (Rf in Figures 1-3)
High slew rate
Low variation in performance for a wide range
of gains, signal levels and loads
Fast settling
■
The denominator of the equation above is approximately
1 at low frequencies. Near the -3dB corner
frequency, the interaction between Rf and Z(jω)
dominates the circuit performance. Increasing Rf does
the following:
Current-feedback operation can be explained with a
simple model. The voltage gain for the circuits in Figures 1
and 2 is approximately:
Vo
Av
=
Rf
Vin
1+
Z( jω )
http://www.national.com
Av is the DC voltage gain
Rf is the feedback resistor
Z(jω) is the CLC408’s open-loop
transimpedance gain
Z( jω )
is the loop gain
Rf
■
■
■
■
■
4
Decreases loop gain
Decreases bandwidth
Reduces gain peaking
Lowers pulse response overshoot
Affects frequency response phase linearity
CLC408 DESIGN INFORMATION
Standard op amp circuits work with CFB op amps.
There are 3 unique design considerations for CFB:
■
■
■
The feedback resistor (Rf in Figures 1-3) sets
AC performance
Rf cannot be replaced with a short or a capacitor
The output offset voltage is not reduced by
balancing input resistances
The following sub-sections cover:
■
■
■
■
■
Design parameters, formulas and techniques
Interfaces
Application circuits
Layout techniques
SPICE model information
DC Gain (inverting)
The inverting DC voltage gain for the configuration
shown in Figure 2 is: A v = −
The normalized gain plots in the Typical Performance
Characteristics section show different feedback
resistors (Rf) for different gains. These values of Rf are
recommended for obtaining the highest bandwidth with
minimal peaking. The resistor Rt provides DC bias for
the non-inverting input.
For |Av| < 6, use linear interpolation on the nearest Av
values to calculate the recommended value of Rf. For
|Av| ≥ 6, the minimum recommended Rf is 200Ω.
DC Gain (non-inverting)
The non-inverting DC voltage gain for the configuration
R
shown in Figure 1 is: A v = 1 + f
Rg
VCC
6.8µF
+
Rt
VCC
3
6.8µF
2
Vin
3
Rt
+
7
-
Rg
-
4
6
Vo
6
Rf
0.1µF
+
6.8µF
VEE
0.1µF
Figure 2: Inverting Gain
+
6.8µF
Select Rg to set the DC gain: R g =
VEE
Figure 1: Non-Inverting Gain
The normalized gain plots in the Typical Performance
Characteristics section show different feedback
resistors (Rf) for different gains. These values of Rf are
recommended for obtaining the highest bandwidth with
minimal peaking. The resistor Rt provides DC bias for
the non-inverting input.
For Av < 6, use linear interpolation on the nearest Av
values to calculate the recommended value of Rf. For
Av ≥ 6, the minimum recommended Rf is 200Ω.
Rf
Av − 1
DC gain accuracy is usually limited by the tolerance of
Rf and Rg.
Select Rg to set the DC gain:
0.1µF
Vo
Rf
4
Rg
7
0.1µF
CLC408
2
+
CLC408
+
Vin
Rf
Rg
Rg =
DC Gain (unity gain buffer)
The recommended Rf for unity gain buffers is 3kΩ. Rg
is left open. Parasitic capacitance at the inverting node
may require a slight increase of Rf to maintain a flat
frequency response.
5
Rf
. At large gains,
Av
Rg becomes small and will load the previous stage.
This can be solved by driving Rg with a low impedance
buffer like the CLC111, or increasing Rf and Rg. See
the AC Design (small signal bandwidth) sub-section
for the tradeoffs.
DC gain accuracy is usually limited by the tolerance of
Rf and Rg.
DC Gain (transimpedance)
Figure 3 shows a transimpedance circuit where the
current Iin is injected at the inverting node. The current
source’s output resistance is much greater than Rf.
The DC transimpedance gain is: AR =
Vo
= −R f
Iin
The recommended Rf is 3kΩ. Parasitic capacitance at
the inverting node may require a slight increase of Rf to
maintain a flat frequency response.
DC gain accuracy is usually limited by the tolerance
of Rf.
http://www.national.com
DC Design (output loading)
RL, Rf, and Rg load the op amp output. The equivalent
load seen by the output in Figure 5 is:
VCC
6.8µF
+
Rt
3
+
CLC408
2
-
RL(eq) =
0.1µF
8
Vo
6
0.1µF
Iin
6.8µF
VEE
408 Fi 3
Figure 3: Transimpedance Gain
to
DC Design (level shifting)
Figure 4 shows a DC level shifting circuit for inverting
gain configurations. Vref produces a DC output level shift
R
of − Vref ⋅ f , which is independent of the DC output
Rref
produced by Vin.
+
Vin
Vref
Rref
eq2
1
. As a rule, if Rf doubles, the bandwidth is cut in half.
Rf
Other AC specifications will also be degraded.
Decreasing Rf from the recommended value increases
peaking, and for very small values of Rf oscillation
will occur.
AC Design (minimum slew rate)
Slew rate influences the bandwidth of large signal
sinusoids. To determine an approximate value of slew
rate necessary to support a large sinusoid, use the
following equation:
Vo
CLC408
Rg
f
f
AC Design (small signal bandwidth)
The CLC408 current-feedback amplifier bandwidth is a
function of the feedback resistor (Rf), not of the DC voltage
gain (AV). The bandwidth is approximately proportional
+
Rt
L
L
The equivalent output load (RL(eq)) needs to be large
enough so that the output current can produce the
required output voltage swing.
Rf
4
+ R ), non-inverting gain
{ RR |||| R(R, inverting
and transimpedance gain
-
SR > 5 • f • Vpeak
Rf
where Vpeak is the peak output sinusoidal voltage.
Figure 4: Level Shifting Circuit
The slew rate of the CLC408 in inverting gains is always
higher than in non-inverting gains.
DC Design (DC offsets)
The DC offset model shown in Fig. 5 is used to calculate
the output offset voltage. The equation for output offset
voltage is:
Rf
Vo = − Vos + IBN ⋅ Req1 ⋅ 1 +
+ (IBI ⋅ R f )
Req2
(
AC Design (linear phase/constant group delay)
The recommended value of Rf produces minimal peaking
and a reasonably linear phase response. To
improve phase linearity when |Av| < 6, increase Rf
approximately 50% over its recommended value. Some
adjustment of Rf may be needed to achieve phase
linearity for your application. See the AC Design
(small signal bandwidth) sub-section for other effects
of changing Rf.
)
The current offset terms, IBN and IBI, do not track
each other. The specifications are stated in terms of
magnitude only. Therefore, the terms Vos, IBN, and IBI
can have either polarity. Matching the equivalent
resistance seen at both input pins does not reduce the
output offset voltage.
IBN
+
Vos
-
Req1
IBI
Propagation delay is approximately equal to group delay.
Group delay is related to phase by this equation:
τ gd (f) = −
+
CLC408
Rf
Vo
where φ(f) is the phase in degrees. Linear phase implies
constant group delay. The technique for achieving linear
phase also produces a constant group delay.
RL
AC Design (peaking)
Peaking is sometimes observed with the recommended
Rf. If a small increase in Rf does not solve the problem,
then investigate the possible causes and remedies
listed below:
Req2
Figure 5: DC Offset Model
http://www.national.com
1 d φ(f)
1 ∆ φ( f )
⋅
≈−
⋅
360° d f
360° ∆ f
6
■
■
■
Capacitance across Rf
■ Do not place a capacitor across Rf
■ Use a resistor with low parasitic
capacitance for Rf
A capacitive load
■ Use a series resistor between the output
and a capacitive load (see the Settling
Time vs. CL plot)
Long traces and/or lead lengths between Rf
and the CLC408
■ Keep these traces as short as possible
equal to the characteristic impedance, Zo, of the transmission line or cable. Use R3 to isolate the amplifier
from reactive loading caused by the transmission line,
or by parasitics.
In inverting gain applications, R3 is connected directly to
ground. The resistors R4, R6, and R7 are equal to Zo.
The parallel combination of R5 and Rg is also equal to Zo.
For non-inverting and transimpedance gain configurations:
■
Extra capacitance between the inverting
pin and ground (Cg)
■ See the Printed Circuit Board Layout
sub-section below for suggestions on
reducing Cg
■ Increase Rf if peaking is still observed
after reducing Cg
Thermal Design
To calculate the power dissipation for the CLC408,
follow these steps:
1) Calculate the no-load op amp power:
Pamp = ICC • (VCC – VEE)
2) Calculate the output stage’s RMS power:
Po = (VCC – Vload) • Iload , where Vload and Iload
are the RMS voltage and current across the
external load
For inverting gain configurations:
■
Inadequate ground plane at the non-inverting
pin and/or long traces between non-inverting
pin and ground
■ Place a 50 to 200Ω resistor between the
non-inverting pin and ground (see Rt in
Figure 2)
3) Calculate the total op amp RMS power:
Pt = Pamp + Po
Capacitive Loads
Capacitive loads, such as found in A/D converters,
require a series resistor (Rs) in the output to improve
settling performance. The Settling Time vs. Capacitive
Load plot in the Typical Performance Characteristics
section provides the information for selecting this resistor.
Using a resistor in series with a reactive load will also
reduce the load’s effect on amplifier loop dynamics.
For instance, driving coaxial cables without an output
series resistor may cause peaking or oscillation.
Transmission Line Matching
One method for matching the characteristic impedance
of a transmission line is to place the appropriate
resistor at the input or output of the amplifier. Figure 6
shows the typical circuit configurations for matching
transmission lines.
R1
Z0
V1 +-
R2
R4
V2 +-
R3
Z0
Rg
Z0
CLC408
-
To calculate the maximum allowable ambient temperature, solve the following equation: Tamb = 175 – Pt •
θJA, where θJA is the thermal resistance from junction
to ambient in °C/W, and Tamb is in °C. The Package
Thermal Resistance section contains the thermal
resistance for various packages.
Dynamic Range (input /output protection)
ESD diodes are present on all connected pins for protection from static voltage damage. For a signal that
may exceed the supply voltages, we recommend using
diode clamps at the amplifier’s input to limit the signals
to less than the supply voltages.
The CLC408’s output current can exceed the maximum
safe output current. To limit the output current to <
96mA:
■
■
C6
+
The input and output matching resistors attenuate the
signal by a factor of 2, therefore additional gain is needed.
Use C6 to match the output transmission line over a greater
frequency range. It compensates for the increase of
the op amps output impedance with frequency.
R6
Vo
Limit the output voltage swing with diode
clamps at the input
Vo(max)
Make sure that RL ≥
Io(max)
Vo(max) is the output voltage swing limit, and Io(max) is
the maximum safe output current.
R7
Rf
R5
Figure 6: Transmission Line Matching
In non-inverting gain applications, Rg is connected
directly to ground. The resistors R1, R2, R6, and R7 are
7
Dynamic Range (input /output levels)
The Electrical Characteristics section specifies the
Common-Mode Input Range and Output Voltage
Range; these voltage ranges scale with the supplies.
Output Current is also specified in the Electrical
Characteristics section.
http://www.national.com
Unity gain applications are limited by the Common-Mode
Input Range. At greater non-inverting gains, the Output
Voltage Range becomes the limiting factor. Inverting
gain applications are limited by the Output Voltage
Range (and by the previous amplifier’s ability to drive
Rg). For transimpedance gain applications, the sum of
the input currents injected at the inverting input pin of
the op amp needs to be: Iin ≤
■
■
■
Vmax
, where Vmax is the
Rf
■
Output Voltage Range (see the DC Gain (transimpedance)
sub-section for details).
■
The equivalent output load needs to be large enough
so that the output current can produce the required output voltage swing. See the DC Design (output loading)
sub-section for details.
SPICE Models
SPICE models provide a means to evaluate op amp
designs. Free SPICE models are available that:
■
See the App Note Noise Design of CFB Op Amp
Circuits for more details. Our SPICE models support noise
simulations.
■
Dynamic Range (distortion)
The distortion plots in the Typical Performance
Characteristics section show distortion as a function
of load resistance, frequency, and output amplitude.
Distortion places an upper limit on the CLC408’s
dynamic range.
■
CLC408 Applications
The circuit shown in the Typical Application schematic
on the front page operates as a full duplex cable driver
which allows simultaneous transmission and reception of
signals on one transmission line. The circuit on either
side of the transmission line uses the CLC408 as a cable
driver, and the CLC426 as a receiver. VoA is an attenuated
version of VinA, while VoB is an attenuated version of VinB.
Realized output distortion is highly dependent upon the
external circuit. Some of the common external circuit
choices that can improve distortion are:
■
Rm1 is used to match the transmission line. Rf2 and Rg2
set the DC gain of the CLC426, which is used in a difference mode. Rt2 provides good CMRR and DC offset. The
CLC408 is shown in a unity gain configuration because it
consumes the least power of any gain, for a given load.
For proper operation we need Rf2 = Rg2.
Short and equal return paths from the load to
the supplies
De-coupling capacitors of the correct value
Higher load resistance
Printed Circuit Board Layout
High frequency op amp performance is strongly dependent
on proper layout, proper resistive termination and
adequate power supply decoupling. The most important
layout points to follow are:
■
■
The receiver output voltages are:
VoutA(B) ≈ VinA(B) ⋅ A +
VinB(A) R f2 Z o(408) (jω )
⋅ 1−
+
2
Rm1
R g2
where A is the attenuation of the cable, Zo(408)(jω) is the
output impedance of the CLC408 (see the Closed-Loop
Output Resistance plot), and | Zo(408)(jω) | << Rm1.
Use a ground plane
Bypass power supply pins with:
http://www.national.com
Support Berkeley SPICE 2G and its many
derivatives
Reproduce typical DC, AC, Transient, and
Noise performance
Support room temperature simulations
The readme file that accompanies the models lists the
released models, and provides a list of modeled
parameters. The application note Simulation
SPICE Models for Comlinear’s Op Amps contains
schematics and detailed information.
The CLC408’s output stage combines a voltage buffer
with a complementary common emitter current source.
The interaction between the buffer and the current
source produces a small amount of crossover distortion.
This distortion mechanism dominates at low output swing
and low resistance loads. To avoid this type of distortion,
use the CLC408 at high output swing.
■
Minimize trace and lead lengths for components
between the inverting and output pins
Remove ground plane underneath the amplifier
package and 0.1” (3mm) from all input/output pads
For prototyping, use flush-mount printed circuit
board pins; never use high profile DIP sockets.
Evaluation Board
Separate evaluation boards are available for proto-typing
and measurements. Additional information is available in
the evaluation board literature.
Dynamic Range (noise)
The output noise defines the lower end of the CLC408’s
useful dynamic range. Reduce the value of resistors in
the circuit to reduce noise.
■
monolithic capacitors of about 0.1µF place
less than 0.1” (3mm) from the pin
tantalum capacitors of about 6.8µF for
large signal current swings or improved
power supply noise rejection;
we recommend a minimum of 2.2µF
for any circuit
8
The transfer function is:
We selected the component values as follows:
■
■
■
■
Rf1 = 3.0kΩ, for unity gain of the CLC408
Rm1 = Zo = 50Ω, the characteristic impedance
of the transmission line
Rf2 = Rg2 = 100Ω ≥ Rm1, the recommended
value for the CLC426 at Av = 2
R t2 = (R f2 ||R g2 ) –
R5
R5 R5
1 + R + R + AU1(jω ) ⋅ R
3
3
4
Vo
=
Vin
R5
R5
R7
1 + Z (jω ) + AU1(jω ) ⋅ R ⋅ R + R
3
6
7
U2
Rm1
= 25Ω
2
≈ 1+
These values give excellent isolation from the other input:
VoA(B)
VinB(A)
The CLC408 provides large output current drive, while
consuming little supply current, at the nominal bias
point. It also produces low distortion with large signal
swings and heavy loads. These features make the
CLC408 an excellent choice for driving transmission
lines. The CLC426 was used as the receiver because
it has good high frequency CMRR.
Precision, Low 1/f Noise Composite Amplifier
The circuit in Figure 7 has the DC precision and lowfrequency performance of U1, and the high-frequency
performance of U2. This means that the 1/f noise
performance is dominated by U1, not U2. Vin needs to
be a low impedance source to minimize the impact of
U2’s non-inverting bias current (IBN) and current noise
(ibn). R1 is an optional resistor that terminates the
source. The potentiometer R7 allows the gain at low
frequencies to be manually matched to the gain at high
frequencies.
+
R2
R1
CLC408
OP-07
+
R3
-
U2
where AU1(jω) is the open-loop voltage gain of U1, and
ZU2(jω) is the open-loop transimpedance gain of U2.
The approximations hold when the bandwidth of U1 is
much less than the bandwidth of U2. Now the gain of
the composite amplifier can be selected:
A V = 1+
R6
R
R
= 1+ 5 + 5
R3 R4
R7
Av must be within the stable gain range of U1.
Make R2, R6 and R7 small so that they produce little
thermal noise, but large enough to not overload the
output of U2. Minimize the input offset voltage by
making R2 = (R6 || R7):
R6 = A vR 2
R7 ≈
Vo
R6
, the value for gain flatness
Av − 1
The potentiometer should have a maximum value
about double the value calculated for R7. Use a
potentiometer with multiple turn capability, and low
parasitics. Replace R7 with a resistor when AC gain
and step response flatness are not a concern.
RL
R5
U1
R5 R5
+
R3 R4
≈
, AU1(jω ) << 1
R5
1+
ZU2 (jω )
1+
≈ −38dB, f = 5.0MHz
Vin
R5
, AU1(jω ) >> 1
R3
R4
R6
Set R5 to the recommended feedback resistor value for
the CLC408 at a gain of Av.
R7
Figure 7: Precision, Low-Noise Composite Amplifier
U1 needs to be an op amp with the following features:
voltage-feedback, low bandwidth (compared to U2),
low DC offsets and low 1/f noise. National
Semiconductor’s OP-07 meets all of these requirements.
U2 is a high-frequency op amp that meets your highfrequency requirements. This application circuit will
assume a current-feedback op amp (the CLC408) for
U2. This circuit also works well when U2 is a highfrequency, voltage-feedback op amp (such as the
CLC425 or CLC428).
9
Select R3 and R4 so that the high-frequency gain is
correct, and so that any change in output impedance of
U1 has a minimal impact:
R3
>> 1
R4
R3 =
R5
Av
R
⋅ 1+ 3
R4
The selection of R3 and R4 affects the frequency where
U2 starts to dominate the performance of the composite
amplifier. This frequency is approximately:
f UG ≈
R5
R7
⋅
⋅ GBWPU1
R 3 R6 + R7
http://www.national.com
where GBWPU1 is the Gain-Bandwidth Product of
U1. As R3 is made larger, fUG becomes smaller. fUG
should be large enough so that U2’s 1/f noise does not
significantly impact the output noise.
Diodes D1 and D2 need to be Schottky or PIN diodes to
minimize delay.
Set R2 = R3 to the recommended feedback resistor value
for the gain Av = -R2/R1. R2 and R3 may need to be
increased slightly to compensate for the delays through
D1 and D2.
Adjust R7 so that the gain at f << fUG matches the gain at
f >> fUG.
Precision Half-Wave Rectifier
Figure 8 shows a precision half-wave rectifier. When
Vin > 0, D1 is on and D2 is off. When Vin < 0, D1 is off and
D2 is on. The second amplifier (U2) buffers Vo from the
variable output impedance of the rectifier.
R4 is an optional resistor; it helps isolate U2’s input from
the changing output impedance of U1.
The output voltage is:
Other configurations are possible:
Set R6 to the recommended feedback resistor value for
the gain Av = (1 + R6/R5).
0, Vin < 0
Vo = R 2 R6 ⋅ Vin , Vin > 0
− R ⋅ 1 + R
1
5
R1
-
Pick the combination that best suits your needs.
R4
R2
Vin
+
D1
CLC408
+
U1
R3
1) Connect U2’s input between R3 and D2 so that
Vo ≠ 0 for Vin < 0.
2) Use an inverting gain configuration for U2 to
change the polarity of Vo.
CLC408
-
D2
Vo
U2
R6
R5
Figure 8: Precision Half-Wave Rectifier
http://www.national.com
10
This page intentionally left blank.
11
http://www.national.com
Comlinear CLC408
High-Speed, Low-Power Line Driver
Customer Design Applications Support
National Semiconductor is committed to design excellence. For sales, literature and technical support, call the
National Semiconductor Customer Response Group at 1-800-272-9959 or fax 1-800-737-7018.
Life Support Policy
National’s products are not authorized for use as critical components in life support devices or systems without the express written approval of the
president of National Semiconductor Corporation. As used herein:
1. Life support devices or systems are devices or systems which, a) are intended for surgical implant into the body, or b) support or
sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can
be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to
cause the failure of the life support device or system, or to affect its safety or effectiveness.
N
National Semiconductor
Corporation
National Semiconductor
Europe
National Semiconductor
Hong Kong Ltd.
National Semiconductor
Japan Ltd.
1111 West Bardin Road
Arlington, TX 76017
Tel: 1(800) 272-9959
Fax: 1(800) 737-7018
Fax: (+49) 0-180-530 85 86
E-mail: europe.support.nsc.com
Deutsch Tel: (+49) 0-180-530 85 85
English Tel: (+49) 0-180-532 78 32
Francais Tel: (+49) 0-180-532 93 58
Italiano Tel: (+49) 0-180-534 16 80
13th Floor, Straight Block
Ocean Centre, 5 Canton Road
Tsimshatsui, Kowloon
Hong Kong
Tel: (852) 2737-1600
Fax: (852) 2736-9960
Tel: 81-043-299-2309
Fax: 81-043-299-2408
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said
circuitry and specifications.
http://www.national.com
12
Lit #150408-003