ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 DUAL CHANNEL, 14-BITS, 125/105/80/65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS FEATURES 1 • • • • • • • • • • • Maximum Sample Rate: 125 MSPS 14-Bit Resolution with No Missing Codes 95 dB Crosstalk Parallel CMOS and DDR LVDS Output Options 3.5 dB Coarse Gain and Programmable Fine Gain up to 6 dB for SNR/SFDR Trade-Off Digital Processing Block with: – Offset Correction – Fine Gain Correction, in Steps of 0.05 dB – Decimation by 2/4/8 – Built-in and Custom Programmable 24-Tap Low-/High-/Band-Pass Filters Supports Sine, LVPECL, LVDS and LVCMOS Clocks and Amplitude Down to 400 mVPP Clock Duty Cycle Stabilizer Internal Reference; Supports External Reference also 64-QFN Package (9mm × 9mm) Pin Compatible 12-Bit Family (ADS62P2X) APPLICATIONS • • • • • • • Wireless Communications Infrastructure Software Defined Radio Power Amplifier Linearization 802.16d/e Medical Imaging Radar Systems Test and Measurement Instrumentation DESCRIPTION ADS62P4X is a dual channel 14-bit A/D converter family with maximum sample rates up to 125 MSPS. It combines high performance and low power consumption in a compact 64 QFN package. Using an internal sample and hold and low jitter clock buffer, the ADC supports high SNR and high SFDR at high input frequencies. It has coarse and fine gain options that can be used to improve SFDR performance at lower full-scale input ranges. ADS62P4X includes a digital processing block that consists of several useful and commonly used digital functions such as ADC offset correction, fine gain correction (in steps of 0.05 dB), decimation by 2,4,8 and in-built and custom programmable filters. By default, the digital processing block is bypassed, and its functions are disabled. Two output interface options exist – parallel CMOS and DDR LVDS (Double Data Rate). ADS62P4X includes internal references while traditional reference pins and associated decoupling capacitors have been eliminated. Nevertheless, the device can also be driven with an external reference. The device is specified over the industrial temperature range (–40°C to 85°C). ADS62P4X Performance Summary SFDR, dBc SINAD, dBFS ADS62P45 ADS62P44 ADS62P43 ADS62P42 Fin = 10 MHz (0 dB gain) 88 92 93 94 Fin = 190 MHz (3.5 dB gain) 84 86 87 85 Fin = 10 MHz (0 dB gain) 73.7 74.2 74.6 74.7 Fin = 190 MHz (3.5 dB gain) 70.8 71 71.3 70.9 799 710 594 515 Analog Power, mW 1 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright © 2007–2008, Texas Instruments Incorporated ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. DRGND DRVDD AGND AVDD ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. Digital Processing Block DA0 DA1 DA2 DA3 DA4 DA5 DA6 DA7 DA8 DA9 DA10 DA11 DA12 DA13 Channel A INA_P INA_M SHA CLKP CLKM 14-Bit ADC Output Buffers 14 Bit 14 Bit SHA 14-Bit ADC Channel A Output Clock Buffer CLOCKGEN INB_P INB_M Digital Encoder Digital Encoder 14 Bit 14 Bit CLKOUT DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 DB8 DB9 DB10 DB11 DB12 DB13 Output Buffers Channel B Digital Processing Block Channel B VCM Reference Control Interface CTRL1 CTRL2 CTRL3 RESET SCLK SEN SDAATA CMOS Interface B0286-01 ADS62PXX FAMILY 2 125 MSPS 105 MSPS 80 MSPS 65 MSPS ADS62P4X 14 Bits ADS62P45 ADS62P44 ADS62P43 ADS62P42 ADS62P2X 12 Bits ADS62P25 ADS62P24 ADS62P23 ADS62P22 Submit Documentation Feedback Copyright © 2007–2008, Texas Instruments Incorporated Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 PACKAGE/ORDERING INFORMATION (1) PRODUCT PACKAGELEAD PACKAGE DESIGNATOR SPECIFIED TEMPERATURE RANGE PACKAGE MARKING ADS62P45 QFN-64 (2) RGC –40°C to 85°C AZ62P45 ADS62P44 QFN-64 (2) RGC –40°C to 85°C AZ62P44 ADS62P43 QFN-64 (2) RGC –40°C to 85°C AZ62P43 ADS62P42 (1) (2) QFN-64 (2) RGC –40°C to 85°C AZ62P42 ORDERING NUMBER TRANSPORT MEDIA, QUANTITY ADS62P45IRGCT Tape and Reel, 250 ADS62P45IRGCR Tape and Reel, 2500 ADS62P44IRGCT Tape and Reel, 250 ADS62P44IRGCR Tape and Reel, 2500 ADS62P43IRGCT Tape and Reel, 250 ADS62P43IRGCR Tape and Reel, 2500 ADS62P42IRGCT Tape and Reel, 250 ADS62P42IRGCR Tape and Reel, 2500 For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com. For thermal pad size on the package, see the mechanical drawings at the end of this data sheet. θJA = 23.17 °C/W (0 LFM air flow), θJC = 22.1 °C/W when used with 2 oz. copper trace and pad soldered directly to a JEDEC standard four layer 3 in × 3 in (7.62 cm × 7.62 cm) PCB. ABSOLUTE MAXIMUM RATINGS (1) VI VALUE UNIT Supply voltage range, AVDD –0.3 to 3.9 V Supply voltage range, DRVDD –0.3 to 3.9 V Voltage between AGND and DRGND –0.3 to 0.3 V Voltage between AVDD to DRVDD –0.3 to 3.3 V –0.3 to 2 V –0.3 to minimum ( 3.6, AVDD + 0.3) V Voltage applied to VCM pin (in external reference mode) Voltage applied to analog input pins, INP and INM Voltage applied to analog input pins, CLKP and CLKM TA Operating free-air temperature range TJ Operating junction temperature range Tstg Storage temperature range (1) –0.3 to (AVDD + 0.3) V –40 to 85 °C 125 °C –65 to 150 °C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. Copyright © 2007–2008, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 3 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 RECOMMENDED OPERATING CONDITIONS over operating free-air temperature range (unless otherwise noted) MIN NOM MAX UNIT 3 3.3 3.6 V 1.65 1.8 to 3.3 3.6 V 3 3.3 3.6 V SUPPLIES AVDD Analog supply voltage (1) DRVDD Output buffer supply voltage CMOS interface LVDS interface ANALOG INPUTS Differential input voltage range VIC 2 Input common-mode voltage Vpp 1.5 ± 0.1 Voltage applied on VCM in external reference mode 1.45 1.5 V 1.55 V CLOCK INPUT Input clock sample rate, FS ADS62P45 1 125 ADS62P44 1 105 ADS62P43 1 80 ADS62P42 1 Sine wave, ac-coupled Input clock amplitude differential (VCLKP – VCLKM) 0.4 LVPECL, ac-coupled 65 1.5 ± 0.8 LVDS, ac-coupled Vpp ± 0.35 LVCMOS, ac-coupled MSPS 3.3 Input clock duty cycle 35% 50% 65% DIGITAL OUTPUTS Output buffer drive strength (2) for CLOAD ≤ 5 pF and DRVDD ≥ 2.2 V DEFAULT strength for CLOAD > 5 pF and DRVDD ≥ 2.2 V MAXIMUM strength for DRVDD < 2.2 V MAXIMUM strength CMOS interface, maximum buffer strength CLOAD Maximum external load capacitance from each output pin to DRGND 10 LVDS interface, without internal termination 5 LVDS interface, with internal termination RLOAD Differential load resistance (external) between the LVDS output pairs TA Operating free-air temperature (1) (2) 4 pF 10 Ω 100 -40 85 °C For easy migration to the next generation, higher sampling speed devices (> 125 MSPS), use 1.8V DRVDD supply. See Output Buffer Strength Programmability in application section. Submit Documentation Feedback Copyright © 2007–2008, Texas Instruments Incorporated Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 ELECTRICAL CHARACTERISTICS Typical values are at 25°C, AVDD = 3.3 V, DRVDD = 1.8 v to 3.3 V, maximum rated sampling frequency, 50% clock duty cycle, –1 dBFS differential analog input, internal reference mode, applies to CMOS and LVDS interfaces, unless otherwise noted. Min and max values are across the full temperature range TMIN = –40°C to TMAX = 85°C, AVDD = 3.3 V, DRVDD = 3.3 V, unless otherwise noted. ADS62P45 FS = 125 MSPS PARAMETER MIN RESOLUTION TYP ADS62P44 FS = 105 MSPS MAX MIN TYP ADS62P43 FS = 80 MSPS MAX MIN TYP ADS62P42 FS = 65 MSPS MAX MIN TYP UNIT MAX 14 14 14 14 Bits 2 2 2 2 VPP >1 >1 >1 >1 MΩ 7 7 7 7 pF 450 450 450 450 MHz µA/MSP S ANALOG INPUT Differential input voltage range Differential input resistance (dc) see Figure 82 Differential input capacitance see Figure 83 Analog input bandwidth Analog input common mode current (per input pin of each ADC) 1.3 1.3 1.3 1.3 REFERENCE VOLTAGES VREFB Internal reference bottom voltage 1 1 1 1 V VREFT Internal reference top voltage 2 2 2 2 V VCM Common mode output voltage 1.5 1.5 1.5 1.5 4 4 4 4 VCM output current capability V mA DC ACCURACY No missing codes EO Specified Offset error -10 Offset error temperature coefficient ±2 Specified 10 -10 0.05 ±2 Specified 10 -10 0.05 ±2 Specified 10 -10 0.05 ±2 10 0.05 mV mV/°C There are two sources of gain error – internal reference inaccuracy and channel gain error EGREF EGCHAN Gain error due to internal reference inaccuracy alone -2 0.25 2 -2 0.25 2 -2 0.25 2 -2 0.25 2 % FS -1 ±0.3 1 -1 ±0.3 1 -1 ±0.3 1 -1 ±0.3 1 % FS (1) Gain error of channel alone across devices & across channels within a device. Channel gain error temperature coefficient DNL Differential nonlinearity INL Integral nonlinearity 0.005 0.00 5 0.005 -0.95 ± 0.6 -5 ± 2.5 5 240 275 -0.95 ± 0.6 -5 ± 2.5 5 215 240 0.95 ± 0.5 -5 ±2 5 180 200 0.005 Δ%/°C 0.95 ± 0.5 LSB -5 ±2 5 LSB 156 175 mA POWER SUPPLY IAVDD Analog supply current IDRVDD Digital supply current, CMOS interface DRVDD = 1.8 V Fin = 2 MHz (2) No external load capacitance 17 14 12 10 mA 10-pF external load capacitance 30 26 22 19 mA 73 73 73 73 mA IDRVDD Digital supply current, LVDS interface with 100-Ω external termination PAVDD Analog power dissipation PDRVDD Digital power dissipation, CMOS interface DRVDD = 1.8 V (3) 799 (3) 710 792 594 660 515 578 mW 31 25 22 18 mW 10-pF external load capacitance 54 47 40 34 mW Global powerdown (1) (2) 908 No external load capacitance 50 75 50 75 50 75 50 75 mW This is specified by design and characterization; it is not tested in production. In CMOS mode, the DRVDD current scales with the sampling frequency, the load capacitance on output pins, input frequency and the supply voltage (see Figure 79 and CMOS power dissipation in application section). The maximum DRVDD current depends on the actual load capacitance on the digital output lines. Note that the maximum recommended load capacitance on each digital output line is 10 pF. Copyright © 2007–2008, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 5 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 ELECTRICAL CHARACTERISTICS Typical values are at 25°C, AVDD = 3.3V, DRVDD = 1.8 V to 3.3 V, maximum rated sampling frequency, 50% clock duty cycle, –1 dBFS differential analog input, internal reference mode, applies to CMOS and LVDS interfaces, unless otherwise noted. Min and max values are across the full temperature range TMIN = –40°C to TMAX = 85°C, AVDD = 3.3 V, DRVDD = 3.3 V, unless otherwise noted. PARAMETER TEST CONDITIONS ADS62P45 FS = 125 MSPS MIN TYP MAX ADS62P44 FS = 105 MSPS MIN TYP MAX ADS62P43 FS = 80 MSPS MIN TYP MAX ADS62P42 FS = 65 MSPS MIN TYP UNIT MAX DYNAMIC AC CHARACTERISTICS Fin = 10 MHz Fin = 50 MHz SNR Signal to noise ratio RMS Output Noise 70 Fin = 70 MHz Fin = 190 MHz 0 dB gain 3.5 dB coarse gain Inputs tied to common-mode ENOB Effective Number of Bits Fin = 50 MHz 69 Fin = 70 MHz Fin = 190 MHz 72.5 72.2 71 71.2 71.6 70.8 1.0 1.0 1.0 1.0 73.7 74.2 74.6 74.7 73.3 73.5 69 74.2 73.5 73.8 74.1 73.9 70.8 71 71.3 70.9 11.2 11.9 11.3 11.2 76 92 80 83 86 78 11.3 93 78 89 89 83 83 81 3.5 dB coarse gain 84 86 87 85 88 90 92 93 79 82 Fin = 70 MHz 84.5 75 86 84 88 88 79 80 80 79 3.5 dB coarse gain 81 82 82 82 94 93 95 98 92 93 76 Fin = 70 MHz 92 78 78 94 93 94 96 86 86 85 86 3.5 dB coarse gain 88 88 88 89 88 92 93 94 80 83 76 Fin = 70 MHz 86 78 78 87 85 89 89 81 83 83 81 3.5 dB coarse gain 84 86 87 85 Fin = 10 MHz 95 96 97 99 Fin = 50 MHz 94 95 96 98 Fin = 70 MHz 94 95 96 97 Fin = 190 MHz 90 93 95 92 Submit Documentation Feedback dBc 87 79 0 dB gain Fin = 190 MHz dBc 97 79 0 dB gain Fin = 50 MHz dBc 86 76 0 dB gain Fin = 50 MHz Bits 87 79 81 76 dBFS 94 87 85 12 0 dB gain 73 LSB 12 11.95 88 dBFS 74.3 70 3.5 dB coarse gain Fin = 10 MHz 6 72.3 71.5 Fin = 10 MHz Worst Spur (Other than HD2, HD3) 72.3 70 71 72 Fin = 50 MHz HD3 Third Harmonic Distortion 73.9 71.8 Fin = 10 MHz Fin = 190 MHz 74.5 74 Fin = 70 MHz Fin = 190 MHz 74.8 74.4 71.4 Fin = 50 MHz SFDR Fin = 70 MHz Spurious Free Dynamic Range Fin = 190 MHz 70 74.8 71 0 dB gain Fin = 50 MHz HD2 Second Harmonic Distortion 74.2 73.2 Fin = 10 MHz THD Total Harmonic Distortion 74.5 73.9 73.6 Fin = 10 MHz SINAD Signal to noise and distortion ratio 74.2 dBc dBc Copyright © 2007–2008, Texas Instruments Incorporated Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 ELECTRICAL CHARACTERISTICS (continued) Typical values are at 25°C, AVDD = 3.3V, DRVDD = 1.8 V to 3.3 V, maximum rated sampling frequency, 50% clock duty cycle, –1 dBFS differential analog input, internal reference mode, applies to CMOS and LVDS interfaces, unless otherwise noted. Min and max values are across the full temperature range TMIN = –40°C to TMAX = 85°C, AVDD = 3.3 V, DRVDD = 3.3 V, unless otherwise noted. PARAMETER TEST CONDITIONS ADS62P45 FS = 125 MSPS MIN TYP ADS62P44 FS = 105 MSPS MAX MIN TYP MAX ADS62P43 FS = 80 MSPS MIN TYP MAX ADS62P42 FS = 65 MSPS MIN TYP UNIT MAX IMD 2-Tone Intermodulation Distortion F1 = 185 MHz, F2 = 190 MHz each tone at -7 dBFS 88 87 92 92 dBFS Crosstalk Up to 100 MHz 95 95 95 95 dB Input Overload Recovery Recovery to within 1% (of final value) for 6-dB overload with sine wave input 1 1 1 1 clock cycles PSRR AC Power Supply Rejection Ratio for 100 mVpp signal on AVDD supply 35 35 35 35 dBc DIGITAL CHARACTERISTICS (1) The DC specifications refer to the condition where the digital outputs are not switching, but are permanently at a valid logic level 0 or 1, AVDD = 3.0 V to 3.6 V. PARAMETER TEST CONDITIONS ADS62P45/ADS62P44 ADS62P43/ADS62P42 MIN DIGITAL INPUTS RESET, CTRL1, CTRL2, CTRL3, SCLK, SDATA & SEN TYP MAX UNIT (2) High-level input voltage 2.4 V Low-level input voltage 0.8 V High-level input current 33 µA Low-level input current –33 µA 4 pF High-level output voltage DRVDD V Low-level output voltage 0 V 2 pF 1375 mV 1025 mV 350 mV 1200 mV 2 pF Input capacitance DIGITAL OUTPUTS CMOS INTERFACE, DRVDD = 1.65 V to 3.6 V Output capacitance inside the device, from each output to ground Output capacitance DIGITAL OUTPUTS LVDS INTERFACE, DRVDD = 3.0 V to 3.6 V, IO = 3.5 mA, RL = 100 Ω (3) High-level output voltage Low-level output voltage Output differential voltage, |VOD| 225 VOS Output offset voltage, single-ended Common-mode voltage of OUTP, OUTM Output capacitance Output capacitance inside the device, from either output to ground (1) (2) (3) All LVDS and CMOS specifications are characterized, but not tested at production. SCLK & SEN function as digital input pins when they are used for serial interface programming. When used as parallel control pins, analog voltage needs to be applied as per Table 2 & Table 3 IO refers to the LVDS buffer current setting, RL is the differential load resistance between the LVDS output pair. Copyright © 2007–2008, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 7 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 TIMING CHARACTERISTICS – LVDS AND CMOS MODES (1) Typical values are specified at 25°C, AVDD = DRVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 VPP clock amplitude, CL = 5 pF (2), IO = 3.5 mA, RL = 100 Ω (3), no internal termination, unless otherwise noted. Min and max values are specified across the full temperature range TMIN = –40°C to TMAX = 85°C, AVDD = 3.0 V to 3.6 V, unless otherwise specified. PARAMETER TEST CONDITIONS Aperture delay ta Aperture delay variation ADS62P45 FS = 125 MSPS Wake-up time (to valid data) Latency ADS62P42 FS = 65 MSPS UNIT TYP MAX MIN TYP MAX MIN TYP MAX MIN TYP MAX 0.7 1.5 2.5 0.7 1.5 2.5 0.7 1.5 2.5 0.7 1.5 2.5 channel-to-channel within the same device from global power down ns ±80 ±80 ±80 ±80 ps 150 150 150 150 fs rms 15 50 15 50 15 50 15 50 µs 15 50 15 50 15 50 15 50 µs CMOS 100 200 100 200 100 200 100 200 ns LVDS 200 500 200 500 200 500 200 500 from standby from output buffer disable ADS62P43 FS = 80 MSPS MIN Aperture jitter tj ADS62P44 FS = 105 MSPS ns default, after reset 14 14 14 14 clock cycles with low latency mode enabled 10 10 10 10 clock cycles with decimation filter enabled 15 15 15 15 clock cycles DDR LVDS MODE (4), DRVDD = 3.0 V to 3.6 V tsu Data setup time (5) Data valid (6) to zero-cross of CLKOUTP 0.6 1.5 1.0 2.3 2.4 3.8 3.8 5.2 ns th Data hold time (5) Zero-cross of CLKOUTP to data becoming invalid (6) 1.0 2.3 1.0 2.3 1.0 2.3 1.0 2.3 ns tPDI Clock propagation delay Input clock rising edge zero-cross to output clock rising edge zero-cross 3.5 5.5 7.5 3.5 5.5 7.5 3.5 5.5 7.5 3.5 5.5 7.5 LVDS bit clock duty cycle Duty cycle of differential clock, (CLKOUTPCLKOUTM) 10 ≤ Fs ≤ 125 MSPS 46% 50% 53% 46% 50% 53% 46% 50% 53% 46% 50% 53% Data rise time Data fall time Rise time measured from –50 mV to 50 mV Fall time measured from 50 mV to –50 mV 1 ≤ Fs ≤ 125 MSPS 70 100 170 70 100 170 70 100 170 70 100 170 ps Output clock rise time Output clock fall time Rise time measured from –50 mV to 50 mV Fall time measured from 50 mV to –50 mV 1 ≤ Fs ≤ 125 MSPS 70 100 170 70 100 170 70 100 170 70 100 170 ps 4.3 5.8 5.7 7.2 tr tf tCLKRI SE tCLKFA LL PARALLEL CMOS MODE, DRVDD = 2.5 V to 3.6 V, default output buffer drive strength tsu (1) (2) (3) (4) (5) (6) (7) (8) 8 Data setup time (5) ns (7) (8) Data valid to 50% of CLKOUT rising edge 2.0 3.5 2.8 4.3 ns Timing parameters are specified by design and characterization and not tested in production. CL is the effective external single-ended load capacitance between each output pin and ground. IO refers to the LVDS buffer current setting; RL is the differential load resistance between the LVDS output pair. Measurements are done with a transmission line of 100-Ω characteristic impedance between the device and the load. Setup and hold time specifications take into account the effect of jitter on the output data and clock. Data valid refers to logic high of +100 mV and logic low of –100 mV. For DRVDD < 2.2 V, it is recommended to use external clock for data capture and NOT the device output clock signal (CLKOUT). See Parallel CMOS interface in application section. Data valid refers to logic high of 2 V (1.7 V) and logic low of 0.8 V (0.7 V) for DRVDD = 3.3 V (2.5 V). Submit Documentation Feedback Copyright © 2007–2008, Texas Instruments Incorporated Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 TIMING CHARACTERISTICS – LVDS AND CMOS MODES (continued) Typical values are specified at 25°C, AVDD = DRVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 VPP clock amplitude, CL = 5 pF, IO = 3.5 mA, RL = 100 Ω, no internal termination, unless otherwise noted. Min and max values are specified across the full temperature range TMIN = –40°C to TMAX = 85°C, AVDD = 3.0 V to 3.6 V, unless otherwise specified. PARAMETER TEST CONDITIONS ADS62P45 FS = 125 MSPS MIN TYP ADS62P44 FS = 105 MSPS MAX MIN TYP 2.7 4.2 ADS62P43 FS = 80 MSPS MAX MIN TYP 4.2 5.7 ADS62P42 FS = 65 MSPS MAX MIN TYP 5.6 7.1 UNIT MAX th Data hold time (5) 50% of CLKOUT rising edge to data becoming invalid (8) 2.0 3.5 tPDI Clock propagation delay Input clock rising edge zero-cross to 50% of CLKOUT rising edge 5.8 7.3 8.8 5.8 7.3 8.8 5.8 7.3 8.8 5.8 7.3 8.8 Output clock duty cycle Duty cycle of output clock (CLKOUT) 10 ≤ Fs ≤ 125 MSPS 45% 53% 60% 45% 53% 60% 45% 53% 60% 45% 53% 60% Data rise time Data fall time Rise time measured from 20% to 80% of DRVDD Fall time measured from 80% to 20% of DRVDD 1 ≤ Fs ≤ 125 MSPS 1.0 1.8 2.5 1.0 1.8 2.5 1.0 1.8 2.5 1.0 1.8 2.5 ns Output clock rise time Output clock fall time Rise time measured from 20% to 80% of DRVDD Fall time measured from 80% to 20% of DRVDD 1 ≤ Fs ≤ 125 MSPS 1.0 1.8 2.5 1.0 1.8 2.5 1.0 1.8 2.5 1.0 1.8 2.5 ns tr tf tCLKRI SE tCLKFA LL ns ns Timing Characteristics at Lower Sampling Frequencies Sampling frequency, MSPS tsu DATA SETUP TIME, ns MIN TYP MAX th DATA HOLD TIME, ns MIN TYP MAX tPDI CLOCK PROPAGATION DELAY, ns MIN TYP MAX 5.8 7.3 8.8 3.5 5.5 7.5 CMOS INTERFACE, DRVDD = 2.5 V TO 3.6 V 40 10.5 12 10.3 11.8 20 23 24.5 23 24.5 LVDS INTERFACE, DRVDD = 3.0 V to 3.6 V 40 8.5 10 1 2.3 20 21 22.5 1 2.3 Copyright © 2007–2008, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 9 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 N+4 N+3 N+2 N+16 N+15 N+1 Sample N N+14 Input Signal ta CLKM Input Clock CLKP CLKOUTM CLKOUTP tsu 14 Clock Cycles DDR LVDS Output Data DXP, DXM O E E O O E O E E – Even Bits D0,D2,D4,D6,D8,D10,D12 O – Odd Bits D1,D3,D5,D7,D9,D11,D13 (1) O tPDI th E E O N–10 E O N–1 N–9 E O E O N+1 N E O N+2 tPDI CLKOUT tsu Parallel CMOS 14 Clock Cycles Output Data D0–D13 (1) N–10 th N–9 N–1 N N+1 N+2 T0105-06 (1) Latency is 10 clock cycles in low-latency mode. Figure 1. Latency Input Clock CLKM Input Clock CLKP CLKM CLKP tPDI Output Clock tPDI CLKOUTM Output Clock CLKOUTP th tsu tsu Output Data Pair (1) (2) Dn Dn_Dn+1_P, Dn_Dn+1_M CLKOUT th th Dn (1) Dn+1 tsu (2) Output Data – Bits D0, D2, D4, D6, D8, D10, D12 (1) Dn+1 – Bits D1, D3, D5, D7, D9, D11, D13 Dn Dn (1) Dn – Bits D0 to D13 T0107-02 T0106-04 Figure 2. LVDS Mode Timing 10 Submit Documentation Feedback Figure 3. CMOS Mode Timing Copyright © 2007–2008, Texas Instruments Incorporated Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 DEVICE CONFIGURATION ADS62P4X can be configured independently using either parallel interface control or serial interface programming. USING PARALLEL INTERFACE CONTROL ONLY To control the device using the parallel interface, keep RESET tied to high (AVDD). Pins SEN, SCLK, CTRL1, CTRL2 and CTRL3 can be used to directly control certain modes of the ADC. After power-up, the device will automatically get configured as per the parallel pin voltage settings (Table 2 to Table 4). In this mode, SEN and SCLK function as parallel analog control pins, which can be configured using a simple resistor divider (Figure 4). Table 1 has a brief description of the modes controlled by the parallel pins. Table 1. Parallel Pin Definition PIN SCLK SEN CTRL1 CTRL2 CTRL3 TYPE OF PIN Analog control pins (controlled by analog voltage levels, see ) Digital control pins (controlled by digital logic levels) CONTROLS MODES Coarse Gain and internal/external reference LVDS/CMOS interface and output data format Together control various powerdown modes and MUX mode. USING SERIAL INTERFACE PROGRAMMING ONLY To program the device using the serial interface, keep RESET low. Pins SEN, SDATA, and SCLK function as serial interface digital pins and are used to access the internal registers of ADC. The registers must first be reset to their default values either by applying a pulse on RESET pin or by setting bit <RST> = 1. After reset, the RESET pin must be kept low. The serial interface section describes the register programming and register reset in more detail. Since the parallel pins (CTRL1, CTRL2, CTRL3) are not used in this mode, they must be tied to ground. USING BOTH SERIAL INTERFACE and PARALLEL CONTROLS For increased flexibility, a combination of serial interface registers and parallel pin controls (CTRL1 to CTRL3) can also be used to configure the device. To allow this, keep RESET low. The parallel interface control pins CTRL1 to CTRL3 are available. After power-up, the device will automatically get configured as per the voltage settings on these pins (Table 4). SEN, SDATA, and SCLK function as serial interface digital pins and are used to access the internal registers of ADC. The registers must first be reset to their default values either by applying a pulse on RESET pin or by setting bit <RST> = 1. After reset, the RESET pin must be kept low. The serial interface section describes the register programming and register reset in more detail. Since the power down modes can be controlled using both the parallel pins and serial registers, the priority between the two is determined by <OVRD> bit. When <OVRD> bit = 0, pins CTRL1 to CTRL3 control the power down modes. With <OVRD> = 1, register bits <POWER DOWN> control these modes, over-riding the pin settings. Copyright © 2007–2008, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 11 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 DETAILS OF PARALLEL CONFIGURATION ONLY The functions controlled by each parallel pin are described below. A simple way of configuring the parallel pins is shown in Figure 4. Table 2. SCLK (Analog Control Pin) SCLK DESCRIPTION 0 0dB gain and Internal reference (3/8)AVDD 0dB gain and External reference (5/8)2AVDD 3.5dB Coarse gain and External reference AVDD 3.5dB Coarse gain and Internal reference Table 3. SEN (Analog Control Pin) SEN DESCRIPTION 0 2s complement format and DDR LVDS output (3/8)AVDD Straight binary and DDR LVDS output (5/8)AVDD Straight binary and parallel CMOS output AVDD 2s complement format and parallel CMOS output Table 4. CTRL1, CTRL2 and CTRL3 (Digital Control Pins) CTRL1 CTRL2 CTRL3 LOW LOW LOW Normal operation DESCRIPTION LOW LOW HIGH Channel A output buffer disabled LOW HIGH LOW Channel B output buffer disabled LOW HIGH HIGH Channel A and B output buffer disabled HIGH LOW LOW Channel A and B powered down HIGH LOW HIGH Channel A standby HIGH HIGH LOW Channel B standby HIGH HIGH HIGH MUX mode of operation (only with CMOS interface Channel A and B data is multiplexed and output on DB10 to DB0 pins. See Multiplexed output mode for detailed description. AVDD (5/8) AVDD 3R (5/8) AVDD GND AVDD 2R (3/8) AVDD (3/8) AVDD 3R To Parallel Pin GND S0321-01 Figure 4. Simple Scheme to Configure Parallel Pins 12 Submit Documentation Feedback Copyright © 2007–2008, Texas Instruments Incorporated Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 SERIAL INTERFACE The ADC has a set of internal registers, which can be accessed by the serial interface formed by pins SEN (Serial interface Enable), SCLK (Serial Interface Clock) and SDATA (Serial Interface Data). Serial shift of bits into the device is enabled when SEN is low. Serial data SDATA is latched at every falling edge of SCLK when SEN is active (low). The serial data is loaded into the register at every 16th SCLK falling edge when SEN is low. In case the word length exceeds a multiple of 16 bits, the excess bits are ignored. Data can be loaded in multiple of 16-bit words within a single active SEN pulse. The first 8 bits form the register address and the remaining 8 bits the register data. The interface can work with SCLK frequency from 20 MHz down to low speeds (few Hertz), and also with a non-50% SCLK duty cycle. Register Initialization After power-up, the internal registers must be initialized to their default values. This can be done in one of two ways: 1. Either through hardware reset by applying a high-going pulse on RESET pin (of width greater than 10ns) as shown in Figure 5. OR 2. By applying software reset. Using the serial interface, set the <RST> bit to high. This initializes internal registers to their default values and then self-resets the <RST> bit to low. In this case the RESET pin is kept low. SERIAL INTERFACE TIMING CHARACTERISTICS Typical values at 25°C, min and max values across the full temperature range TMIN = –40°C to TMAX = 85°C, AVDD = 3.3 V, DRVDD = 1.8 V to 3.3 V, unless otherwise noted. PARAMETER MIN > DC TYP MAX UNIT 20 MHz fSCLK SCLK frequency tSLOADS SEN to SCLK setup time 25 ns tSLOADH SCLK to SEN hold time 25 ns tDS SDATA setup time 25 ns tDH SDATA hold time 25 ns Copyright © 2007–2008, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 13 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 Register Data Register Address SDATA A7 A6 A5 A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0 t(DH) t(SCLK) t(DSU) SCLK t(SLOADH) t(SLOADS) SEN RESET T0109-01 Figure 5. Serial Interface Timing RESET TIMING Typical values at 25°C, min and max values across the full temperature range TMIN = –40°C to TMAX = 85°C, unless otherwise noted. PARAMETER CONDITIONS MIN t1 Power-on delay Delay from power-up of AVDD and DRVDD to RESET pulse active t2 Reset pulse width t3 Register write delay tPO Power-up time Delay from power-up of AVDD and DRVDD to output stable TYP MAX UNIT 5 ms Pulse width of active RESET signal 10 ns Delay from RESET disable to SEN active 25 ns 7 ms Power Supply AVDD, DRVDD t1 RESET t2 t3 SEN T0108-01 NOTE: A high-going pulse on RESET pin is required in serial interface mode in case of initialization through hardware reset. For parallel interface operation, RESET has to be tied permanently HIGH. Figure 6. Reset Timing Diagram 14 Submit Documentation Feedback Copyright © 2007–2008, Texas Instruments Incorporated Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 SERIAL REGISTER MAP Table 5. Summary of Functions Supported by Serial Interface REGISTER ADDRESS (1) REGISTER FUNCTIONS A7–A0 IN HEX D7 D6 D5 D4 D3 D2 D1 D0 00 0 0 0 0 0 0 <RST> Software Reset 0 0 0 0 0 0 0 10 <CLKOUT STRENGTH> <CURRENT DOUBLE> LVDS buffer current double <DATAOUT STRENGTH> 0 0 12 0 0 13 0 0 0 <OFFSET FREEZE> 0 14 <OVRD> Over-ride bit 0 <OUTPUT INTERFACE> LVDS or CMOS interface <COARSE GAIN> 3.5 dB gain <REF> Internal/External reference <POWER DOWN MODES> and MUX mode 16 0 0 0 <DATA FORMAT> 2s complement or straight binary Bit/Byte wise (LVDS only) <TEST PATTERNS> 17 0 0 0 0 19 0 0 1A <LOW LATENCY> 1B <OFFSET EN> Offset correction enable 0 <FILTER COEFF SELECT> In-built or custom coefficients <FILTER Enable> Enable digital filtering <ODD TAP Enable> 1D 0 0 0 0 0 <LVDS TERMINATION> Internal termination programmability 18 1E to 2F (1) <LVDS CURRENT> LVDS buffer current programmability 11 0 0 0 <FINE GAIN> 0 to 6 dB gain in 0.5 dB steps <CUSTOM LOW> Lower 8 bits <CUSTOM HIGH> Upper 6 bits <OFFSET TC> Offset correction time constant <GAIN CORRECTION> 0 to 0.5 dB, steps of 0.05 dB <DECIMATION RATE> Decimate by 2, 4, 8 0 <DECIMATION FILTER FREQ BANDS> <FILTER COEFFICIENTS> 12 coefficients, each 12 bit signed Multiple functions in a register can be programmed in a single write operation. Copyright © 2007–2008, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 15 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 DESCRIPTION OF SERIAL REGISTERS Table 6. A7–A0 (hex) D7 D6 D5 D4 D3 D2 D1 D0 00 0 0 0 0 0 0 <RST> Software Reset 0 D1 1 <RST> Software reset applied – resets all internal registers and self-clears to 0. Table 7. A7–A0 (hex) 10 D7 D6 <CLKOUT STRENGTH> D7–D6 01 00 11 10 D5 D4 D3 D2 D1 D0 0 0 0 0 0 0 D2 D1 D0 <CLKOUT STRENGTH> Output clock buffer drive strength control WEAKER than default drive DEFAULT drive strength STRONGER than default drive strength (recommended for load capacitances > 5 pF) MAXIMUM drive strength (recommended for load capacitances > 5 pF) Table 8. A7–A0 (hex) D7 D6 11 0 0 D5 D4 <CURRENT DOUBLE> LVDS buffer current double D3 LVDS CURRENT> LVDS buffer current programmability D1–D0 01 00 11 10 <DATAOUT STRENGTH> Output data buffer drive strength control WEAKER than default drive DEFAULT drive strength STRONGER than default drive strength (recommended for load capacitances > 5 pF) MAXIMUM drive strength (recommended for load capacitances > 5 pF) D3–D2 00 01 10 11 <LVDS CURRENT> LVDS Current programmability 3.5 mA 2.5 mA 4.5 mA 1.75 mA D5–D4 00 01 10 11 CURRENT DOUBLE> LVDS Current double control Default current, set by <LVDS CURR> LVDS clock buffer current is doubled, 2x <LVDS CURR> LVDS data and clock buffers current are doubled, 2x <LVDS CURR> Unused 16 Submit Documentation Feedback DATAOUT STRENGTH> Copyright © 2007–2008, Texas Instruments Incorporated Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 Table 9. A7–A0 (hex) D7 D6 12 0 0 D5 D4 D3 D2 D1 D0 <LVDS TERMINATION> Internal termination programmability D5–D3 000 001 010 011 100 101 110 111 <LVDS DATA TERM> Internal termination control for data outputs No internal termination 300 Ω 180 Ω 110 Ω 150 Ω 100 Ω 81 Ω 60 Ω D2–D0 000 001 010 011 100 101 110 111 <LVDS CLK TERM> Internal termination control for clock output No internal termination 300 Ω 180 Ω 110 Ω 150 Ω 100 Ω 81 Ω 60 Ω Table 10. D4 0 1 A7–A0 (hex) D7 D6 D5 D4 D3 D2 D1 D0 13 0 0 0 <OFFSET FREEZE> 0 0 0 0 <OFFSET FREEZE> Offset correction becomes inactive and the last estimated offset value is used to cancel the offset Offset correction active Offset correction inactive Copyright © 2007–2008, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 17 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 Table 11. A7–A0 (hex) D7 14 <OVRD> Over-ride bit D6 D5 D4 D3 0 <OUTPUT INTERFACE> LVDS or CMOS interface <COARSE GAIN> 3.5 dB gain <REF> Internal / External reference D2 D1 D0 <POWER DOWN MODES> D2-D0 000 001 010 011 100 101 110 111 <POWER DOWN MODES> Normal operation Channel A output buffer disabled Channel B output buffer disabled Channel A and B output buffers disabled Global power down Channel A standby Channel B standby Multiplexed mode, MUX – (only with CMOS interface) Channel A and B data is multiplexed and output on DA10 to DA0 pins. D3 0 1 <REF> Reference mode Internal reference enabled External reference enabled D4 0 1 <COARSE GAIN> Coarse gain control 0 dB coarse gain 3.5 dB coarse gain D5 0 1 <OUTPUT INTERFACE> Output interface selection Parallel CMOS data outputs DDR LVDS data outputs D7 <OVRD> Over-ride bit – the LVDS/CMOS selection, power down and MUX modes can also be controlled using parallel pins. By setting <OVRD> = 1, register bits LVDS <CMOS> and <POWER DOWN MODES> will over-ride the settings of the parallel pins. Disable over-ride Enable over-ride 0 1 Table 12. A7–A0 (hex) D7 D6 D5 D4 D3 16 0 0 0 DATA FORMAT> 2s complement or straight binary Bit / Byte wise (LVDS only) D2 D1 D0 <TEST PATTERNS> D2–D0 000 001 010 011 100 101 110 111 <TEST PATTERNS> Test Patterns to verify capture Normal ADC operation Outputs all zeros Outputs all ones Outputs toggle pattern Outputs digital ramp Outputs custom pattern Unused Unused D3 0 1 Bit-wise/Byte-wise selection (DDR LVDS mode ONLY) Bit wise – Odd bits (D1, D3, D5, D7, D9) on CLKOUT rising edge and Even bits (D0, D2, D4, D6, D8, D10) on CLKOUT falling edge Byte wise – Lower 7 bits (D0-D6) at CLKOUT rising edge and Upper 4 bits (D7-D10) at CLKOUT falling edge D4 0 1 <DATA FORMAT> Data format selection 2s complement Straight binary 18 Submit Documentation Feedback Copyright © 2007–2008, Texas Instruments Incorporated Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 Table 13. A7–A0 (hex) D7 D6 D5 D4 17 0 0 0 0 D2–D0 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 Others D3 D2 D1 D0 <FINE GAIN> 0 to 6 dB gain in 0.5 dB steps <FINE GAIN> Gain programmability in 0.5 dB steps 0 dB gain, default after reset 0.5 dB gain 1.0 dB gain 1.5 dB gain 2.0 dB gain 2.5 dB gain 3.0 dB gain 3.5 dB gain 4.0 dB gain 4.5 dB gain 5.0 dB gain 5.5 dB gain 6.0 dB gain Unused Table 14. A7–A0 (hex) D7 D6 18 19 D5 D4 D3 D2 D1 D0 <CUSTOM LOW> Lower 8 bits 0 0 <CUSTOM HIGH> Upper 6 bits D7-D0 <CUSTOM LOW> 8 lower bits of custom pattern available at the output instead of ADC data. D5-D0 <CUSTOM HIGH> 6 upper bits of custom pattern available at the output instead of ADC data. Copyright © 2007–2008, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 19 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 Table 15. A7–A0 (hex) D7 1A <LOW LATENCY> D6 D5 D4 D3 <OFFSET TC> Offset correction time constant D2 D1 D0 <GAIN CORRECTION> 0 to 0.5 dB, steps of 0.05 dB D2–D0 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 <GAIN CORRECTION> Enables fine gain correction in steps of 0.05 dB (same correction applies to both channels) 0 dB gain, default after reset +0.5 dB gain +0.10 dB gain +0.15 dB gain +0.20 dB gain +0.25 dB gain +0.30 dB gain +0.35 dB gain +0.40 dB gain +0.45 dB gain +0.5 dB gain D6-D4 000 001 010 011 100 101 110 111 <OFFSET TC> Time constant of offset correction in number of clock cycles (seconds, for sampling frequency = 125 MSPS) 227 (1.1 s) 226 (0.55 s) 225 (0.27 s) 224 (0.13 s) 228 (2.15 s) 229 (4.3 s) 227 (1.1 s) 227 (1.1 s) D7 0 1 <LOW LATENCY> Default latency, 14 clock cycles Low latency enabled, 10 clock cycles – Digital Processing Block is bypassed. Table 16. A7–A0 (hex) D7 D6 D5 D4 D3 1B <OFFSET Enable> Offset correction enable 0 <FILTER COEFF SELECT> In-built or custom coefficients <FILTER Enable> Enable digital filtering <ODD TAP Enable> D2-D0 000 001 011 100 <DECIMATION RATE> Decimation filters Decimate by 2 (pre-defined or user coefficients can be used) Decimate by 4 (pre-defined or user coefficients can be used) NO decimation (Pre-defined coefficients are disabled, only custom coefficients are available) Decimate by 8 (Only custom coefficients are available) D3 0 1 <ODD TAP ENABLE> Even taps enabled (24 coefficients) 0 Odd taps enabled (23 coefficients) D4 0 1 <FILTER ENABLE> Digital filter bypassed Digital filter enabled D5 0 1 <FILTER COEFF SELECT> Pre-defined coefficients are loaded in the filter User-defined coefficients are loaded in the filter (coefficients have to be loaded in registers – to - ) D7 0 1 <OFFSET Enable> Offset correction disabled Offset correction enabled 20 Submit Documentation Feedback D2 D1 D0 <DECIMATION RATE> Decimate by 2,4,8 Copyright © 2007–2008, Texas Instruments Incorporated Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 Table 17. A7–A0 (hex) D7 D6 D5 D4 D3 D2 1D 0 0 0 0 0 0 D1-D0 00 01 10, 11 <DECIMATION FILTER FREQ BAND> Decimation filters With decimate by 2, <DECIMATION RATE> = 000: Low pass filter (–6 dB frequency at Fs/4) High pass filter (–6 dB frequency at Fs/4) Unused 00 01 10 11 With decimate by 4, <DECIMATION RATE> = 001: Low pass filter (-3 dB frequency at Fs/8) Band pass filter (center frequency at 3Fs/16) Band pass filter (center frequency at 5Fs/16) High pass filter (-3 dB frequency at 3Fs/8) Copyright © 2007–2008, Texas Instruments Incorporated D1 D0 <DECIMATION FILTER FREQ BANDS> Submit Documentation Feedback Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 21 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 PIN DESCRIPTION (CMOS INTERFACE) DRGND DA8 DA9 DA10 DA11 DA12 DA13 NC CLKOUT DRVDD DRGND DB0 DB1 DB2 DB3 DRGND RGC PACKAGE (TOP VIEW) DRVDD DB4 2 47 DA7 DB5 3 46 DA6 DB6 4 45 DA5 DB7 5 44 DA4 DB8 6 43 DA3 DB9 7 42 DA2 DB10 8 41 DA1 DB11 9 40 DA0 DB12 10 39 DRGND DB13 11 38 DRVDD RESET 12 37 CTRL3 SCLK 13 36 CTRL2 SDATA 14 35 CTRL1 SEN 15 34 AVDD 16 33 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 AVDD AGND INM_A INP_A AGND AGND CLKM CLKP AGND VCM AGND AGND INM_B INP_B AGND AGND AVDD PAD (Connected to DRGND) AGND 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 1 48 DRVDD P0056-09 22 Submit Documentation Feedback Copyright © 2007–2008, Texas Instruments Incorporated Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 Pin Assignments (CMOS INTERFACE) PIN NAME DESCRIPTION AVDD Analog power supply AGND Analog ground CLKP, CLKM INP_A, INM_A PIN NUMBER NUMBER OF PINS 16, 33, 34 3 17, 18, 21, 22, 24, 27, 28, 31, 32 9 Differential input clock 25, 26 2 Differential input signal – channel A 29, 30 2 INP_B, INM_B Differential input signal – channel B 19, 20 2 VCM Internal reference mode – Common-mode voltage output. External reference mode – Reference input. The voltage forced on this pin sets the ADC internal references. 23 1 RESET Serial interface RESET input. In serial interface mode, the user must initialize internal registers through hardware RESET by applying a high-going pulse on this pin or by using software reset (refer to Serial Interface section). In parallel interface mode, the user has to tie RESET pin permanently high. (SCLK, SDATA and SEN are used as parallel pin controls in this mode) The pin has an internal 100-kΩ pull-down resistor. 12 1 SCLK This pin functions as serial interface clock input when RESET is low. It functions as analog control pin when RESET is tied high and controls coarse gain and internal/external reference selection. See Table 2 for details. The pin has an internal pull-down resistor to ground. 13 1 SDATA This pin functions as serial interface data input when RESET is low. The pin has an internal pull-down resistor to ground. 14 1 SEN This pin functions as serial interface enable input when RESET is low. It functions as analog control pin when RESET is tied high and controls the output interface (LVDS/CMOS) and data format selection. See Table 3 for details. The pin has an internal pull-up resistor to AVDD. 15 1 CTRL1 These are digital logic input pins. Together they control various power down and multiplexed mode. see Table 4 for details 35 1 36 1 CTRL2 CTRL3 37 1 DA0 to DA13 Channel A 14-bit data outputs, CMOS 40-47, 50-55 14 DB0 to DB13 Channel B 14-bit data outputs, CMOS 60-63, 2-11 14 CLKOUT CMOS Output clock 57 1 DRVDD Digital supply 1, 38, 48, 58 4 DRGND Digital ground 39, 49, 59, 64 and PAD 4 PAD Digital ground. Solder the bottom pad to the digital ground on the board using multiple vias for good electrical and thermal performance. – 1 NC Do not connect 56 1 Copyright © 2007–2008, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 23 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 PIN DESCRIPTION (LVDS INTERFACE) DRGND DA8M DA8P DA10M DA10P DA12M DA12P CLKOUTM CLKOUTP DRVDD DRGND DB0M DB0P DB2M DB2P DRGND RGC PACKAGE (TOP VIEW) DRVDD DB4M 2 47 DA6P DB4P 3 46 DA6M DB6M 4 45 DA4P DB6P 5 44 DA4M DB8M 6 43 DA2P DB8P 7 42 DA2M DB10M 8 41 DA0P DB10P 9 40 DA0M DB12M 10 39 DRGND DB12P 11 38 DRVDD RESET 12 37 CTRL3 SCLK 13 36 CTRL2 SDATA 14 35 CTRL1 SEN 15 34 AVDD 16 33 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 AVDD AGND INM_A INP_A AGND AGND CLKM CLKP AGND VCM AGND AGND INM_B INP_B AGND AGND AVDD PAD (Connected to DRGND) AGND 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 1 48 DRVDD P0056-10 Pin Assignments (LVDS INTERFACE) PIN NAME DESCRIPTION PIN NUMBER NUMBER OF PINS AVDD Analog power supply 16, 33, 34 3 AGND Analog ground 17, 18, 21, 22, 24, 27, 28, 31,32 9 CLKP, CLKM Differential input clock 25, 26 2 INP_A, INM_A Differential input signal – Channel A 29, 30 2 INP_B, INM_B Differential input signal – Channel B 19, 20 2 VCM Internal reference mode – Common-mode voltage output. External reference mode – Reference input. The voltage forced on this pin sets the ADC internal references. 23 1 RESET Serial interface RESET input. In serial interface mode, the user must initialize internal registers through hardware RESET by applying a high-going pulse on this pin or by using software reset (refer to Serial Interface section). In parallel interface mode, the user has to tie RESET pin permanently high. (SCLK, SDATA and SEN are used as parallel pin controls in this mode) The pin has an internal 100-kΩ pull-down resistor. 12 1 24 Submit Documentation Feedback Copyright © 2007–2008, Texas Instruments Incorporated Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 Pin Assignments (LVDS INTERFACE) (continued) PIN NAME DESCRIPTION PIN NUMBER NUMBER OF PINS SCLK This pin functions as serial interface clock input when RESET is low. It functions as analog control pin when RESET is tied high and controls coarse gain and internal/external reference selection. See Table 2 for details. The pin has an internal pull-down resistor to ground. 13 1 SDATA This pin functions as serial interface data input when RESET is low. The pin has an internal pull-down resistor to ground. 14 1 SEN This pin functions as serial interface enable input when RESET is low. It functions as analog control pin when RESET is tied high and controls the output interface (LVDS/CMOS) and data format selection. See Table 3 for details. The pin has an internal pull-up resistor to AVDD. 15 1 CTRL1 These are digital logic input pins. Together they control various power down and multiplexed mode. See Table 4 for details. 35 1 36 1 37 1 CTRL2 CTRL3 DA0P Channel A Differential output data D0 and D1 multiplexed, true 41 1 DA0M Channel A Differential output data D0 and D1 multiplexed, complement 40 1 DA2P Channel A Differential output data D2 and D3 multiplexed, true 43 1 DA2M Channel A Differential output data D2 and D3 multiplexed, complement 42 1 DA4P Channel A Differential output data D4 and D5 multiplexed, true 45 1 DA4M Channel A Differential output data D4 and D5 multiplexed, complement 44 1 DA6P Channel A Differential output data D6 and D7 multiplexed, true 47 1 DA6M Channel A Differential output data D6 and D7 multiplexed, complement 46 1 DA8P Channel A Differential output data D8 and D9 multiplexed, true 51 1 DA8M Channel A Differential output data D8 and D9 multiplexed, complement 50 1 DA10P Channel A Differential output data D10 and D11 multiplexed, true 53 1 DA10M Channel A Differential output data D10 and D11 multiplexed, complement 52 1 DA12P Channel A Differential output data D12 and D13 multiplexed, true 55 1 DA12M Channel A Differential output data D12 and D13 multiplexed, complement 54 1 CLKOUTP Differential output clock, true 57 1 CLKOUTM Differential output clock, complement 56 1 DB0P Channel B Differential output data D0 and D1 multiplexed, true 61 1 DB0M Channel B Differential output data D0 and D1 multiplexed, complement 60 1 DB2P Channel B Differential output data D2 and D3 multiplexed, true 63 1 DB2M Channel B Differential output data D2 and D3 multiplexed, complement 62 1 DB4P Channel B Differential output data D4 and D5 multiplexed, true 3 1 DB4M Channel B Differential output data D4 and D5 multiplexed, complement 2 1 DB6P Channel B Differential output data D6 and D7 multiplexed, true 5 1 DB6M Channel B Differential output data D6 and D7 multiplexed, complement 4 1 DB8P Channel B Differential output data D8 and D9 multiplexed, true 7 1 DB8M Channel B Differential output data D8 and D9 multiplexed, complement 6 1 DB10P Channel B Differential output data D10 and D11 multiplexed, true 9 1 DB10M Channel B Differential output data D10 and D11 multiplexed, complement 8 1 DB12P Channel B Differential output data D12 and D13 multiplexed, true 11 1 DB12M Channel B Differential output data D12 and D13 multiplexed, complement 10 1 DRVDD Digital supply 1, 38, 48, 58 4 DRGND Digital ground 39, 49, 59, 64 and PAD 4 PAD Digital ground. Solder the bottom pad to the digital ground on the board using multiple vias for good electrical and thermal performance. – 1 Copyright © 2007–2008, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 25 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 TYPICAL CHARACTERISTICS - ADS62P45 (FS= 125 MSPS) All plots are at 25°C, AVDD = DRVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 VPP differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, internal reference mode, 0 dB gain, CMOS output interface (unless otherwise noted) FFT for 20 MHz INPUT SIGNAL FFT for 70 MHz INPUT SIGNAL 0 0 SFDR = 88.2 dBc SINAD = 73.7 dBFS SNR = 73.8 dBFS THD = 88.2 dBc −20 −40 Amplitude − dB Amplitude − dB −40 −60 −80 −100 −60 −80 −100 −120 −120 −140 −140 −160 −160 0 10 20 30 40 50 60 f − Frequency − MHz 0 10 20 30 40 50 60 f − Frequency − MHz G001 G002 Figure 7. Figure 8. FFT for 190 MHz INPUT SIGNAL INTERMODULATION DISTORTION (IMD) vs FREQUENCY 0 0 SFDR = 78.9 dBc SINAD = 71.2 dBFS SNR = 72.1 dBFS THD = 77.3 dBc −20 fIN1 = 190.1 MHz, –7 dBFS fIN2 = 185.3 MHz, –7 dBFS 2-Tone IMD = –89 dBFS SFDR = –96 dBFS −20 −40 Amplitude − dB −40 Amplitude − dB SFDR = 86.6 dBc SINAD = 73.4 dBFS SNR = 73.7 dBFS THD = 85.4 dBc −20 −60 −80 −100 −60 −80 −100 −120 −120 −140 −140 −160 −160 0 10 20 30 40 50 60 f − Frequency − MHz 0 10 20 30 40 50 60 f − Frequency − MHz G003 Figure 9. G004 Figure 10. SFDR vs INPUT FREQUENCY SNR vs INPUT FREQUENCY 94 76 92 Gain = 3.5 dB 75 88 SNR − dBFS SFDR − dBc 90 86 84 82 Gain = 0 dB 74 73 72 80 Gain = 3.5 dB Gain = 0 dB 71 78 76 70 0 25 50 75 100 125 150 fIN − Input Frequency − MHz Figure 11. 26 Submit Documentation Feedback 175 200 G005 0 25 50 75 100 125 150 fIN − Input Frequency − MHz 175 200 G006 Figure 12. Copyright © 2007–2008, Texas Instruments Incorporated Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 TYPICAL CHARACTERISTICS - ADS62P45 (FS= 125 MSPS) (continued) All plots are at 25°C, AVDD = DRVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 VPP differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, internal reference mode, 0 dB gain, CMOS output interface (unless otherwise noted) SFDR vs INPUT FREQUENCY (LVDS interface) SFDR vs INPUT FREQUENCY ACROSS GAINS 94 96 92 90 92 88 86 84 4 dB 86 84 82 Gain = 0 dB 78 80 76 1 dB 6 dB 0 dB 78 0 25 50 75 100 125 150 175 200 fIN − Input Frequency − MHz 0 25 50 75 G007 Figure 13. SINAD vs INPUT FREQUENCY ACROSS GAINS 150 175 200 G009 PERFORMANCE vs AVDD 90 0 dB 74 1 dB 89 2 dB 73 3 dB 80 fIN = 70.1 MHz DRVDD = 3.31 V 79 SFDR 88 SFDR − dBc 72 71 70 69 77 86 76 85 75 SNR 84 67 4 dB 5 dB 66 6 dB 78 87 68 74 83 73 Input adjusted to get −1dBFS input 0 25 50 75 100 125 150 fIN − Input Frequency − MHz 175 82 3.0 200 3.1 3.2 PERFORMANCE vs DRVDD fIN = 70.1 MHz AVDD = 3.31 V 88 79 78 87 77 SFDR SFDR 87 77 86 76 85 75 SNR − dBFS 78 SFDR − dBc 88 86 76 85 75 84 74 SNR 74 SNR 83 83 73 3.3 G011 PERFORMANCE vs TEMPERATURE 80 3.2 72 3.6 3.5 Figure 16. 90 3.1 3.4 AVDD − Supply Voltage − V G010 Figure 15. 84 3.3 SNR − dBFS 65 SFDR − dBc 125 Figure 14. 75 SINAD − dBFS 100 fIN − Input Frequency − MHz SNR − dBFS 80 82 3.0 5 dB 88 82 89 3 dB 2 dB 90 SFDR − dBc SFDR − dBc Input adjusted to get −1dBFS input 94 Gain = 3.5 dB 3.4 DRVDD − Supply Voltage − V Figure 17. Copyright © 2007–2008, Texas Instruments Incorporated 3.5 73 fIN = 70.1 MHz 72 3.6 82 −40 G012 72 −20 0 20 40 60 80 T − Temperature − °C G013 Figure 18. Submit Documentation Feedback Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 27 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 TYPICAL CHARACTERISTICS - ADS62P45 (FS= 125 MSPS) (continued) All plots are at 25°C, AVDD = DRVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 VPP differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, internal reference mode, 0 dB gain, CMOS output interface (unless otherwise noted) PERFORMANCE vs INPUT AMPLITUDE PERFORMANCE vs CLOCK AMPLITUDE 110 90 SFDR (dBFS) 100 94 85 80 fIN = 20.1 MHz 92 79 75 SNR (dBFS) 70 70 60 65 78 88 77 86 76 84 75 SNR 50 SFDR (dBc) 40 fIN = 20.1 MHz −50 −40 −30 −20 −10 60 82 74 55 80 73 50 78 0.5 0 Input Amplitude − dBFS 2.0 2.5 Figure 20. PERFORMANCE vs INPUT CLOCK DUTY CYCLE OUTPUT NOISE HISTOGRAM (INPUTS TIED TO COMMON-MODE) fIN = 20.1 MHz 90 SFDR 88 79 40 78 35 77 30 76 86 75 84 74 SNR 72 78 71 5 70 0 40 45 50 55 60 65 10 70 Input Clock Duty Cycle − % RMS = 1.033 LSB 15 80 35 G015 20 73 76 72 3.0 25 82 30 1.5 Input Clock Amplitude − VPP G014 94 92 1.0 Figure 19. Occurence − % 30 −60 SFDR − dBc 90 SNR − dBFS 80 SFDR − dBc 80 SNR − dBFS 90 SNR − dBFS SFDR − dBc, dBFS SFDR 8171 8172 8173 8174 8175 8176 8177 8178 8179 8180 Output Code G016 Figure 21. G017 Figure 22. PERFORMANCE IN EXTERNAL REFERENCE MODE 93 80 fIN = 20.1 MHz External Reference Mode 78 SFDR 89 76 87 74 SNR 85 83 1.30 SNR − dBFS SFDR − dBc 91 72 1.35 1.40 1.45 1.50 1.55 VVCM − VCM Voltage − V 1.60 1.65 70 1.70 G018 Figure 23. 28 Submit Documentation Feedback Copyright © 2007–2008, Texas Instruments Incorporated Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 TYPICAL CHARACTERISTICS - ADS62P44 (FS= 105 MSPS) All plots are at 25°C, AVDD = DRVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 VPP differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, internal reference mode, 0 dB gain, CMOS output interface (unless otherwise noted) FFT for 20 MHz INPUT SIGNAL FFT for 70 MHz INPUT SIGNAL 0 0 SFDR = 88.26 dBc SINAD = 73.81 dBFS SNR = 73.94 dBFS THD = 88 dBc −20 −40 Amplitude − dB Amplitude − dB −40 −60 −80 −100 −60 −80 −100 −120 −120 −140 −140 −160 −160 0 10 20 30 40 50 f − Frequency − MHz 0 10 20 40 50 G019 G020 Figure 24. Figure 25. FFT for 190 MHz INPUT SIGNAL INTERMODULATION DISTORTION (IMD) vs FREQUENCY 0 SFDR = 82.36 dBc SINAD = 71.57 dBFS SNR = 72.09 dBFS THD = 80.05 dBc −20 fIN1 = 190.1 MHz, –7 dBFS fIN2 = 185.3 MHz, –7 dBFS 2-Tone IMD = –87 dBFS SFDR = –90 dBFS −20 −40 Amplitude − dB −40 −60 −80 −100 −60 −80 −100 −120 −120 −140 −140 −160 −160 0 10 20 30 40 50 f − Frequency − MHz 0 10 20 30 40 50 f − Frequency − MHz G021 Figure 26. G022 Figure 27. SFDR vs INPUT FREQUENCY SNR vs INPUT FREQUENCY 96 76 94 Gain = 3.5 dB 75 92 Gain = 0 dB 90 SNR − dBFS SFDR − dBc 30 f − Frequency − MHz 0 Amplitude − dB SFDR = 84.45 dBc SINAD = 73.45 dBFS SNR = 73.8 dBFS THD = 83.4 dBc −20 88 86 84 74 73 72 82 80 Gain = 0 dB Gain = 3.5 dB 71 78 76 70 0 25 50 75 100 125 150 fIN − Input Frequency − MHz Figure 28. Copyright © 2007–2008, Texas Instruments Incorporated 175 200 G023 0 25 50 75 100 125 150 175 fIN − Input Frequency − MHz 200 G024 Figure 29. Submit Documentation Feedback Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 29 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 TYPICAL CHARACTERISTICS - ADS62P44 (FS= 105 MSPS) (continued) All plots are at 25°C, AVDD = DRVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 VPP differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, internal reference mode, 0 dB gain, CMOS output interface (unless otherwise noted) SFDR vs INPUT FREQUENCY (LVDS interface) SFDR vs INPUT FREQUENCY ACROSS GAINS 96 96 94 92 92 88 86 84 2 dB 5 dB 88 86 84 Gain = 0 dB 78 80 76 78 0 25 50 75 100 4 dB 82 80 125 150 175 200 fIN − Input Frequency − MHz 6 dB 1 dB 0 dB 0 25 50 75 100 125 150 175 200 fIN − Input Frequency − MHz G025 Figure 30. G027 Figure 31. SINAD vs INPUT FREQUENCY ACROSS GAINS PERFORMANCE vs AVDD 88 76 Input adjusted to get −1dBFS input 0 dB 75 87 1 dB 74 2 dB 79 SFDR 86 3 dB SFDR − dBc 73 80 fIN = 70.1 MHz DRVDD = 3.31 V 72 71 70 69 78 85 77 84 76 83 75 SNR 82 74 81 73 SNR − dBFS 82 SINAD − dBFS 3 dB 90 SFDR − dBc 90 SFDR − dBc Input adjusted to get −1dBFS input 94 Gain = 3.5 dB 68 5 dB 6 dB 66 0 25 50 75 100 125 150 fIN − Input Frequency − MHz 175 80 3.0 200 3.1 3.2 PERFORMANCE vs DRVDD fIN = 70.1 MHz AVDD = 3.31 V 88 77 SFDR 77 SFDR 86 76 85 75 SNR − dBFS 87 SNR 84 74 83 73 3.3 3.4 DRVDD − Supply Voltage − V Figure 34. 30 78 78 Submit Documentation Feedback 3.5 SFDR − dBc 88 SFDR − dBc 90 79 3.2 G029 PERFORMANCE vs TEMPERATURE 80 3.1 72 3.6 3.5 Figure 33. 90 82 3.0 3.4 AVDD − Supply Voltage − V G028 Figure 32. 89 3.3 86 76 84 75 SNR 82 74 80 SNR − dBFS 4 dB 67 73 fIN = 70.1 MHz 72 3.6 78 −40 G030 72 −20 0 20 40 T − Temperature − °C 60 80 G031 Figure 35. Copyright © 2007–2008, Texas Instruments Incorporated Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 TYPICAL CHARACTERISTICS - ADS62P44 (FS= 105 MSPS) (continued) All plots are at 25°C, AVDD = DRVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 VPP differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, internal reference mode, 0 dB gain, CMOS output interface (unless otherwise noted) PERFORMANCE vs INPUT AMPLITUDE PERFORMANCE vs CLOCK AMPLITUDE 110 90 94 80 SFDR (dBFS) 100 85 fIN = 20.1 MHz 92 79 75 SNR (dBFS) 70 70 60 65 50 SFDR (dBc) 40 fIN = 20.1 MHz 30 −60 −50 −40 −30 −20 −10 88 77 86 76 84 74 55 80 73 50 78 0.0 0.5 1.0 1.5 2.0 2.5 Figure 37. PERFORMANCE vs INPUT CLOCK DUTY CYCLE OUTPUT NOISE HISTOGRAM WITH INPUTS TIED TO COMMON-MODE 79 40 78 35 90 77 88 76 86 75 SNR 84 74 20 15 73 80 72 10 78 71 5 70 0 30 35 40 45 50 55 60 65 70 75 Input Clock Duty Cycle − % RMS = 1.006 LSB 25 82 76 G033 30 Occurence − % SFDR 72 3.0 Input Clock Amplitude − VPP G032 Figure 36. fIN = 20.1 MHz 25 75 SNR 82 0 94 SFDR − dBc 78 60 Input Amplitude − dBFS 92 90 SNR − dBFS 80 SFDR − dBc 80 SNR − dBFS 90 SNR − dBFS SFDR − dBc, dBFS SFDR 8171 8172 8173 8174 8175 8176 8177 8178 8179 8180 Output Code G034 Figure 38. G035 Figure 39. 80 92 78 SFDR 88 76 SNR 84 74 80 SNR − dBFS SFDR − dBc PERFORMANCE IN EXTERNAL REFERENCE MODE 96 72 fIN = 20.1 MHz External Reference Mode 76 1.30 1.35 1.40 1.45 1.50 1.55 VVCM − VCM Voltage − V 1.60 1.65 70 1.70 G036 Figure 40. Copyright © 2007–2008, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 31 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 TYPICAL CHARACTERISTICS - ADS62P43 (FS= 80 MSPS) All plots are at 25°C, AVDD = DRVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 VPP differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, internal reference mode, 0 dB gain, CMOS output interface (unless otherwise noted) FFT for 20 MHz INPUT SIGNAL FFT for 70 MHz INPUT SIGNAL 0 0 SFDR = 89 dBc SINAD = 74.15 dBFS SNR = 74.55 dBFS THD = 83.74 dBc −20 −40 Amplitude − dB Amplitude − dB −40 −60 −80 −100 −60 −80 −100 −120 −120 −140 −140 −160 −160 0 10 20 30 40 f − Frequency − MHz 0 10 20 30 40 f − Frequency − MHz G037 G038 Figure 41. Figure 42. FFT for 190 MHz INPUT SIGNAL INTERMODULATION DISTORTION (IMD) vs FREQUENCY 0 0 SFDR = 84.34 dBc SINAD = 72.39 dBFS SNR = 72.76 dBFS THD = 82.19 dBc −20 fIN1 = 190.1 MHz, –7 dBFS fIN2 = 185.3 MHz, –7 dBFS 2-Tone IMD = −93 dBFS SFDR = −98 dBFS −20 −40 Amplitude − dB −40 Amplitude − dB SFDR = 89.82 dBc SINAD = 74.02 dBFS SNR = 74.13 dBFS THD = 88.99 dBc −20 −60 −80 −100 −60 −80 −100 −120 −120 −140 −140 −160 −160 0 10 20 30 40 f − Frequency − MHz 0 10 20 30 40 f − Frequency − MHz G039 Figure 43. G040 Figure 44. SFDR vs INPUT FREQUENCY SNR vs INPUT FREQUENCY 98 76 96 75 Gain = 0 dB Gain = 3.5 dB 92 SNR − dBFS SFDR − dBc 94 90 88 86 74 73 Gain = 3.5 dB 72 Gain = 0 dB 84 71 82 80 70 0 25 50 75 100 125 150 fIN − Input Frequency − MHz Figure 45. 32 Submit Documentation Feedback 175 200 G041 0 25 50 75 100 125 150 fIN − Input Frequency − MHz 175 200 G042 Figure 46. Copyright © 2007–2008, Texas Instruments Incorporated Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 TYPICAL CHARACTERISTICS - ADS62P43 (FS= 80 MSPS) (continued) All plots are at 25°C, AVDD = DRVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 VPP differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, internal reference mode, 0 dB gain, CMOS output interface (unless otherwise noted) SFDR vs INPUT FREQUENCY (LVDS interface) SFDR vs INPUT FREQUENCY ACROSS GAINS 98 98 96 96 94 94 Input adjusted to get −1dBFS input 4 dB 5 dB 3 dB Gain = 3.5 dB 92 SFDR − dBc 90 88 90 88 86 86 Gain = 0 dB 6 dB 84 82 82 80 80 1 dB 2 dB 0 dB 0 25 50 75 100 125 150 175 200 fIN − Input Frequency − MHz 0 25 50 75 G043 Figure 47. SINAD vs INPUT FREQUENCY ACROSS GAINS 0 dB 90 2 dB 3 dB 200 G045 80 fIN = 70.1 MHz DRVDD = 3.3 V 79 89 SFDR − dBc 73 SINAD − dBFS 175 PERFORMANCE vs AVDD 1 dB 74 72 71 70 78 SFDR 88 77 87 76 86 75 SNR 69 68 4 dB 67 5 dB 6 dB Input adjusted to get −1dBFS input 0 25 50 75 100 125 150 fIN − Input Frequency − MHz 175 85 74 84 73 83 3.0 66 200 3.1 3.2 3.3 3.4 72 3.6 3.5 AVDD − Supply Voltage − V G046 Figure 49. G047 Figure 50. PERFORMANCE vs DRVDD 92 PERFORMANCE vs TEMPERATURE 80 fIN = 70.1 MHz AVDD = 3.31 V 79 92 78 90 77 SFDR 89 77 88 76 87 75 SNR − dBFS 78 SNR 86 74 85 73 3.1 3.2 3.3 3.4 DRVDD − Supply Voltage − V Figure 51. Copyright © 2007–2008, Texas Instruments Incorporated 3.5 SFDR − dBc 90 SFDR − dBc 150 91 75 84 3.0 125 Figure 48. 76 91 100 fIN − Input Frequency − MHz SNR − dBFS 84 SFDR 88 76 86 75 SNR 84 74 82 SNR − dBFS SFDR − dBc 92 73 fIN = 70.1 MHz 72 3.6 80 −40 G048 72 −20 0 20 40 60 80 T − Temperature − °C G049 Figure 52. Submit Documentation Feedback Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 33 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 TYPICAL CHARACTERISTICS - ADS62P43 (FS= 80 MSPS) (continued) All plots are at 25°C, AVDD = DRVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 VPP differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, internal reference mode, 0 dB gain, CMOS output interface (unless otherwise noted) PERFORMANCE vs INPUT AMPLITUDE PERFORMANCE vs CLOCK AMPLITUDE 90 94 79 85 92 90 80 90 75 SNR (dBFS) 78 77 88 76 86 75 70 70 60 65 50 60 82 73 55 80 72 50 78 0.0 SFDR (dBc) 40 fIN = 20.1 MHz 30 −60 −50 −40 −30 −20 −10 0.5 1.0 1.5 2.0 2.5 Figure 54. PERFORMANCE vs INPUT CLOCK DUTY CYCLE OUTPUT NOISE HISTOGRAM WITH INPUTS TIED TO COMMON-MODE SFDR 79 40 78 35 77 88 76 86 75 SNR 84 74 20 15 73 80 72 10 78 71 5 70 0 30 35 40 45 50 55 60 65 70 75 Input Clock Duty Cycle − % RMS = 1.019 LSB 25 82 76 G051 30 Occurence − % 90 71 3.0 Input Clock Amplitude − VPP G050 fIN = 20.1 MHz 25 74 SNR Figure 53. 94 92 84 0 Input Amplitude − dBFS SFDR − dBc fIN = 20.1 MHz SFDR SFDR − dBc 80 SNR − dBFS 100 SNR − dBFS SFDR − dBc, dBFS SFDR (dBFS) SNR − dBFS 110 8174 8175 8176 8177 8178 8179 8180 8181 8182 8183 Output Code G052 Figure 55. G053 Figure 56. PERFORMANCE IN EXTERNAL REFERENCE MODE 92 80 fIN = 20.1 MHz External Reference Mode 78 SFDR 88 76 86 74 SNR − dBFS SFDR − dBc 90 SNR 84 82 1.35 72 1.40 1.45 1.50 1.55 VVCM − VCM Voltage − V 1.60 70 1.65 G054 Figure 57. 34 Submit Documentation Feedback Copyright © 2007–2008, Texas Instruments Incorporated Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 TYPICAL CHARACTERISTICS - ADS62P42 (FS= 65 MSPS) All plots are at 25°C, AVDD = DRVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 VPP differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, internal reference mode, 0 dB gain, CMOS output interface (unless otherwise noted) FFT for 20 MHz INPUT SIGNAL FFT for 70 MHz INPUT SIGNAL 0 0 SFDR = 88.5 dBc SINAD = 74.35 dBFS SNR = 74.56 dBFS THD = 86.5 dBc −20 −40 Amplitude − dB Amplitude − dB −40 −60 −80 −100 −60 −80 −100 −120 −120 −140 −140 −160 −160 0 10 20 30 f − Frequency − MHz 0 10 20 G055 G056 Figure 58. Figure 59. FFT for 190 MHz INPUT SIGNAL INTERMODULATION DISTORTION (IMD) vs FREQUENCY 0 SFDR = 89.9 dBc SINAD = 71.51 dBFS SNR = 71.88 dBFS THD = 81.32 dBc −20 fIN1 = 190.1 MHz, –7 dBFS fIN2 = 185.3 MHz, –7 dBFS 2-Tone IMD = 92 dBFS SFDR = 95 dBFS −20 −40 Amplitude − dB −40 −60 −80 −100 −60 −80 −100 −120 −120 −140 −140 −160 −160 0 10 20 30 f − Frequency − MHz 0 10 20 30 f − Frequency − MHz G057 Figure 60. G058 Figure 61. SFDR vs INPUT FREQUENCY SNR vs INPUT FREQUENCY 96 76 Gain = 3.5 dB 94 75 92 90 SNR − dBFS SFDR − dBc 30 f − Frequency − MHz 0 Amplitude − dB SFDR = 88.18 dBc SINAD = 74.13 dBFS SNR = 74.28 dBFS THD = 87.89 dBc −20 88 86 84 Gain = 0 dB 74 73 Gain = 3.5 dB 72 82 80 Gain = 0 dB 71 78 76 70 0 25 50 75 100 125 150 fIN − Input Frequency − MHz Figure 62. Copyright © 2007–2008, Texas Instruments Incorporated 175 200 G059 0 25 50 75 100 125 150 175 fIN − Input Frequency − MHz 200 G060 Figure 63. Submit Documentation Feedback Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 35 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 TYPICAL CHARACTERISTICS - ADS62P42 (FS= 65 MSPS) (continued) All plots are at 25°C, AVDD = DRVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 VPP differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, internal reference mode, 0 dB gain, CMOS output interface (unless otherwise noted) SFDR vs INPUT FREQUENCY (LVDS interface) 98 94 96 Gain = 3.5 dB Input adjusted to get −1dBFS input 94 88 86 84 3 dB 90 88 86 82 80 Gain = 0 dB 82 76 80 25 50 75 100 6 dB 84 78 0 125 150 175 200 fIN − Input Frequency − MHz 0 dB 2 dB 1 dB 0 25 50 75 100 125 150 175 200 fIN − Input Frequency − MHz G061 Figure 64. G063 Figure 65. SINAD vs INPUT FREQUENCY ACROSS GAINS PERFORMANCE vs AVDD 91 76 0 dB 75 90 1 dB 74 2 dB 3 dB 80 fIN = 70.1 MHz DRVDD = 3.3 V 79 89 SFDR − dBc 72 71 70 69 78 SFDR 73 SINAD − dBFS 4 dB 5 dB 92 SFDR − dBc 90 88 77 87 76 86 75 SNR 85 74 84 73 SNR − dBFS 92 SFDR − dBc SFDR vs INPUT FREQUENCY ACROSS GAINS 96 68 67 6 dB Input adjusted to get −1dBFS input 5 dB 83 3.0 66 0 25 50 75 100 125 150 fIN − Input Frequency − MHz 175 200 3.1 3.2 PERFORMANCE vs DRVDD fIN = 70.1 MHz AVDD = 3.31 V 90 89 76 88 75 SNR 87 74 86 73 3.3 3.4 DRVDD − Supply Voltage − V Figure 68. 36 77 SFDR SNR − dBFS 77 3.2 78 78 Submit Documentation Feedback 3.5 SFDR − dBc SFDR − dBc 92 79 SFDR 3.1 G065 PERFORMANCE vs TEMPERATURE 80 90 85 3.0 72 3.6 3.5 Figure 67. 93 91 3.4 AVDD − Supply Voltage − V G064 Figure 66. 92 3.3 88 76 86 75 SNR 84 74 82 SNR − dBFS 4 dB 73 fIN = 70.1 MHz 72 3.6 80 −40 G066 72 −20 0 20 40 T − Temperature − °C 60 80 G067 Figure 69. Copyright © 2007–2008, Texas Instruments Incorporated Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 TYPICAL CHARACTERISTICS - ADS62P42 (FS= 65 MSPS) (continued) All plots are at 25°C, AVDD = DRVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 VPP differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, internal reference mode, 0 dB gain, CMOS output interface (unless otherwise noted) PERFORMANCE vs INPUT AMPLITUDE PERFORMANCE vs CLOCK AMPLITUDE 110 100 90 94 85 92 77 76 SFDR 75 SNR (dBFS) 70 70 60 65 50 SFDR (dBc) 40 −50 −40 −30 −20 −10 73 84 72 60 82 71 55 80 50 0.5 1.0 1.5 2.0 2.5 Figure 71. PERFORMANCE vs INPUT CLOCK DUTY CYCLE OUTPUT NOISE HISTOGRAM WITH INPUTS TIED TO COMMON-MODE fIN = 20.1 MHz 79 40 78 35 77 76 92 75 SNR 90 74 20 15 73 86 72 10 84 71 5 70 0 30 35 40 45 50 55 60 65 70 75 Input Clock Duty Cycle − % RMS = 1.025 LSB 25 88 82 G069 30 Occurence − % SFDR 94 69 3.0 Input Clock Amplitude − VPP G068 Figure 70. 96 SFDR − dBc 70 78 0.0 0 100 25 74 SNR 86 Input Amplitude − dBFS 98 88 fIN = 20.1 MHz fIN = 20.1 MHz 30 −60 75 SNR − dBFS 80 90 SFDR − dBc 80 SNR − dBFS 90 SNR − dBFS SFDR − dBc, dBFS SFDR (dBFS) 8175 8176 8177 8178 8179 8180 8181 8182 8183 Output Code G070 Figure 72. G071 Figure 73. PERFORMANCE IN EXTERNAL REFERENCE MODE 95 80 fIN = 20.1 MHz External Reference Mode 93 78 91 76 89 74 SNR − dBFS SFDR − dBc SFDR SNR 87 85 1.30 72 1.35 1.40 1.45 1.50 1.55 VVCM − VCM Voltage − V 1.60 1.65 70 1.70 G072 Figure 74. Copyright © 2007–2008, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 37 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 TYPICAL CHARACTERISTICS - LOW SAMPLING FREQUENCIES All plots are at 25°C, AVDD = DRVDD = 3.3 V, sine wave input clock, 1.5 VPP differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, internal reference mode, 0 dB gain, CMOS output interface (unless otherwise noted) FS = 25 MSPS SFDR vs INPUT FREQUENCY SNR vs INPUT FREQUENCY 100 80 95 78 76 SNR − dBFS SFDR − dBc Gain = 3.5 dB 90 85 Gain = 0 dB 80 Gain = 0 dB 74 72 Gain = 3.5 dB 70 75 68 70 66 0 25 50 75 100 125 150 175 fIN − Input Frequency − MHz 200 0 25 50 75 100 125 150 fIN − Input Frequency − MHz G075 Figure 75. 175 200 G076 Figure 76. COMMON PLOTS All plots are at 25°C, AVDD = DRVDD = 3.3 V, sine wave input clock, 1.5 VPP differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, internal reference mode, 0 dB gain, CMOS output interface (unless otherwise noted) POWER DISSIPATION vs SAMPLING FREQUENCY (DDR LVDS and CMOS) COMMON-MODE REJECTION RATIO vs FREQUENCY 1.0 0.9 PD − Power Dissipation − W 0 −10 −20 CMRR − dBc −30 −40 −50 −60 −70 −80 0.8 LVDS 0.7 0.6 0.5 CMOS 0.4 0.3 0.2 0.1 −90 0.0 −100 0 25 50 75 100 125 f − Frequency − MHz Figure 77. 38 fIN = 2.5 MHz CL = 5 pF Submit Documentation Feedback 150 175 200 G077 0 25 50 75 100 fS − Sampling Frequency − MSPS 125 G078 Figure 78. Copyright © 2007–2008, Texas Instruments Incorporated Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 COMMON PLOTS (continued) All plots are at 25°C, AVDD = DRVDD = 3.3 V, sine wave input clock, 1.5 VPP differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, internal reference mode, 0 dB gain, CMOS output interface (unless otherwise noted) DRVDD current (CMOS) vs SAMPLING FREQUENCY across load capacitance at 2 MHz input frequency 60 3.3 V, No Load 1.8 V, 5 pF DRVDD Current − mA 50 1.8 V, 10 pF 40 3.3 V, 5 pF 30 3.3 V, 10 pF 20 10 1.8 V, No Load 0 0 25 50 75 100 fS − Sampling Frequency − MSPS 125 G079 Figure 79. Copyright © 2007–2008, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 39 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 APPLICATION INFORMATION THEORY OF OPERATION ADS62P4X is a low power 14-bit dual channel pipeline ADC family fabricated in a CMOS process using switched capacitor techniques. The conversion process is initiated by a rising edge of the external input clock. Once the signal is captured by the input sample and hold, the input sample is sequentially converted by a series of small resolution stages, with the outputs combined in a digital correction logic block. At every clock edge the sample propagates through the pipeline resulting in a data latency of 14 clock cycles. The output is available as 14-bit data, in DDR LVDS or CMOS and coded in either straight offset binary or binary 2s complement format. ANALOG INPUT The analog input consists of a switched-capacitor based differential sample and hold architecture. This differential topology results in very good AC performance even for high input frequencies at high sampling rates. The INP and INM pins have to be externally biased around a common-mode voltage of 1.5 V, available on VCM pin. For a full-scale differential input, each input pin INP, INM has to swing symmetrically between VCM + 0.5 V and VCM – 0.5 V, resulting in a 2 VPP differential input swing. The maximum swing is determined by the internal reference voltages REFP (2.5 V nominal) and REFM (0.5 V, nominal). Sampling Switch Lpkg » 2 nH Sampling Capacitor RCR Filter INP 25 W Cbond » 1 pF Resr 100 W Cpar2 1 pF 50 W 3.2 pF Ron 15 W Cpar1 0.8 pF Csamp 4 pF Ron 10 W 50 W Lpkg » 2 nH Ron 15 W 25 W Csamp 4 pF INM Cbond » 1 pF Resr 100 W Sampling Capacitor Cpar2 1 pF Sampling Switch S0322-01 Figure 80. Analog Input Equivalent Circuit The input sampling circuit has a high 3-dB bandwidth that extends up to 450 MHz (measured from the input pins to the sampled voltage). 40 Submit Documentation Feedback Copyright © 2007–2008, Texas Instruments Incorporated Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 1 0 Magnitude − dB −1 −2 −3 −4 −5 −6 −7 0 100 200 300 400 500 fI − Input Frequency − MHz 600 G080 Figure 81. ADC Analog Bandwidth Drive Circuit Requirements For optimum performance, the analog inputs must be driven differentially. This improves the common-mode noise immunity and even order harmonic rejection. A 5-Ω resistor in series with each input pin is recommended to damp out ringing caused by the package parasitics. It is also necessary to present low impedance (50 Ω) for the common mode switching currents. This can be achieved by using two resistors from each input terminated to the common mode voltage (VCM). In addition, the drive circuit may have to be designed to provide a low insertion loss over the desired frequency range and matched impedance to the source. While doing this, the ADC input impedance must be considered. Figure 82 and Figure 83 show the impedance (Zin = Rin || Cin) looking into the ADC input pins. R − Resistance − kΩ 100 10 1 0.1 0.01 0 100 200 300 400 f − Frequency − MHz 500 600 G081 Figure 82. ADC Analog Input Resistance (Rin) Across Frequency Copyright © 2007–2008, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 41 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 9 C − Capacitance − pF 8 7 6 5 4 3 2 1 0 0 100 200 300 400 500 f − Frequency − MHz 600 G082 Figure 83. ADC Analog Input Capacitance (Cin) Across Frequency Using RF-Transformer Based Drive Circuits Figure 84 shows a configuration using a single 1:1 turns ratio transformer (for example, Coilcraft WBC1-1) that can be used for low input frequencies (about 100 MHz). The single-ended signal is fed to the primary winding of the RF transformer. The transformer is terminated on the secondary side. Putting the termination on the secondary side helps to shield the kickbacks caused by the sampling circuit from the RF transformer’s leakage inductances. The termination is accomplished by two resistors connected in series, with the center point connected to the 1.5-V common mode (VCM). The value of the termination resistors (connected to common mode) has to be low ( <100 Ω) to provide a low-impedance path for the ADC common-mode switching currents. ADS62P4x 0.1 mF INP 0.1 mF 25 W 25 W INM 1:1 VCM S0163-03 Figure 84. Drive Circuit at Low Input Frequencies At high input frequencies, the mismatch in the transformer parasitic capacitance (between the windings) results in degraded even-order harmonic performance. Connecting two identical RF transformers back-to-back helps minimize this mismatch, and good performance is obtained for high frequency input signals. Figure 85 shows an example using two transformers (Coilcraft WBC1-1). An additional termination resistor pair (enclosed within the shaded box) may be required between the two transformers to improve the balance between the P and M sides. The center point of this termination must be connected to ground. 42 Submit Documentation Feedback Copyright © 2007–2008, Texas Instruments Incorporated Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 ADS62P4x 0.1 mF INP 50 W 0.1 mF 50 W 50 W 50 W INM 1:1 1:1 VCM S0164-05 Figure 85. Drive Circuit at High Input Frequencies Using Differential Amplifier Drive Circuits Figure 86 shows a drive circuit using a differential amplifier (TI's THS4509) to convert a single-ended input to differential output that can be interface to the ADC analog input pins. In addition to the single-ended to differential conversion, the amplifier also provides gain (10 dB). RFIL helps to isolate the amplifier outputs from the switching input of the ADC. Together with CFIL it also forms a low-pass filter that band-limits the noise (and signal) at the ADC input. As the amplifier output is ac-coupled, the common-mode voltage of the ADC input pins is set using two 200-Ω resistors connected to VCM. The amplifier output can also be dc-coupled. Using the output common-mode control of the THS4509, the ADC input pins can be biased to 1.5 V. In this case, use +4-V and –1-V supplies for the THS4509 so that its output common-mode voltage (1.5 V) is at mid-supply. RF +VS 500 W 0.1 mF RS 0.1 mF 10 mF RFIL ADS62P4x 0.1 mF 5W INP RG 0.1 mF RT CFIL 200 W CFIL 200 W CM THS4509 RG RFIL INM RS || RT 5W 0.1 mF 500 W VCM 0.1 mF –VS 0.1 mF 10 mF 0.1 mF RF S0259-02 Figure 86. Drive Circuit Using the THS4509 Copyright © 2007–2008, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 43 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 Input Common-Mode To ensure a low-noise common-mode reference, the VCM pin is filtered with a 0.1-µF low-inductance capacitor connected to ground. The VCM pin is designed to directly drive the ADC inputs. The input stage of the ADC sinks a common-mode current in the order of 165 µA (at 125 MSPS). Equation 1 describes the dependency of the common-mode current and the sampling frequency. 165 mA Fs 125 MSPS (1) This equation helps to design the output capability and impedance of the VCM driving circuit accordingly. REFERENCE ADS62P4X has built-in internal references REFP and REFM, requiring no external components. Design schemes are used to linearize the converter load seen by the references; this and the on-chip integration of the requisite reference capacitors eliminates the need for external decoupling. The full-scale input range of the converter can be controlled in the external reference mode as explained below. The internal or external reference modes can be selected by programming the serial interface register bit (REF). INTREF Internal Reference VCM 1 kW INTREF 4 kW EXTREF REFM REFP ADS62P4x S0165-05 Figure 87. Reference Section Internal Reference When the device is in internal reference mode, the REFP and REFM voltages are generated internally. Common-mode voltage (1.5 V nominal) is output on VCM pin, which can be used to externally bias the analog input pins. External Reference When the device is in external reference mode, the VCM acts as a reference input pin. The voltage forced on the VCM pin is buffered and gained by 1.33 internally, generating the REFP and REFM voltages. The differential input voltage corresponding to full-scale is given in Equation 2. Full-scale differential input pp = (Voltage forced on VCM) × 1.33 44 Submit Documentation Feedback Copyright © 2007–2008, Texas Instruments Incorporated Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 In this mode, the 1.5-V common-mode voltage to bias the input pins has to be generated externally. COARSE GAIN AND PROGRAMMABLE FINE GAIN ADS62P4X includes gain settings that can be used to get improved SFDR performance (over 0dB gain mode). For each gain setting, the analog input full-scale range scales proportionally, as shown in Table 18. The coarse gain is a fixed setting of 3.5 dB and is designed to improve SFDR with little degradation in SNR. The fine gain is programmable in 0.5 dB steps from 0 to 6 dB; however the SFDR improvement is achieved at the expense of SNR. So, the programmable fine gain makes it possible to trade-off between SFDR and SNR. The coarse gain makes it possible to get best SFDR but without losing SNR significantly. The gains can be programmed using the serial interface (bits COARSE GAIN and FINE GAIN). Note that the default gain after reset is 0 dB. Table 18. Full-Scale Range Across Gains GAIN, dB TYPE 0 Default after reset FULL-SCALE, VPP 2V 3.5 Coarse (fixed) 1.34 0.5 1.89 1.0 1.78 1.5 1.68 2.0 1.59 2.5 1.50 3.0 3.5 Fine (programmable) 1.42 1.34 4.0 1.26 4.5 1.19 5.0 1.12 5.5 1.06 6.0 1.00 CLOCK INPUT The clock inputs can be driven differentially (SINE, LVPECL or LVDS) or single-ended (LVCMOS), with little or no difference in performance between them. The common-mode voltage of the clock inputs is set to VCM using internal 5-kΩ resistors as shown in Figure 88. This allows using transformer-coupled drive circuits for sine wave clock or ac-coupling for LVPECL, LVDS clock sources (Figure 90 and Figure 91). Copyright © 2007–2008, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 45 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 Clock Buffer Lpkg » 2 nH 10 W CLKP Cbond » 1 pF Ceq Ceq 5 kW Resr » 100 W VCM 6 pF 5 kW Lpkg » 2 nH 10 W CLKM Cbond » 1 pF Resr » 100 W Ceq » 1 to 3 pF, equivalent input capacitance of clock buffer S0275-02 Figure 88. Internal Clock Buffer 100k Impedance − Ω 10k 1k 100 10 5 25 45 65 85 105 fS − Sampling Frequency − MSPS 125 G083 Figure 89. Clock Input Impedance 46 Submit Documentation Feedback Copyright © 2007–2008, Texas Instruments Incorporated Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 0.1 mF CLKP Differential Sine-Wave or PECL or LVDS Clock Input 0.1 mF CLKM ADS62P4x S0167-06 Figure 90. Differential Clock Driving Circuit Single-ended CMOS clock can be ac-coupled to the CLKP input, with CLKM connected to ground with a 0.1-µF capacitor, as shown in Figure 91. 0.1 mF CMOS Clock Input CLKP 0.1 mF CLKM ADS62P4x S0168-10 Figure 91. Single-Ended Clock Driving Circuit For best performance, the clock inputs have to be driven differentially, reducing susceptibility to common-mode noise. For high input frequency sampling, it is recommended to use a clock source with very low jitter. Bandpass filtering of the clock source can help reduce the effect of jitter. There is no change in performance with a non-50% duty cycle clock input. Copyright © 2007–2008, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 47 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 POWER DOWN ADS62P4X has three powerdown modes – power down global, individual channel standby and individual channel output buffer disable. These can be set using either the serial register bits or using the control pins CTRL1 to CTRL3. Table 19. Powerdown Modes CONFIGURE USING POWERDOWN MODES SERIAL INTERFACE <POWER DOWN MODES> PARALLEL CONTROL PINS CTRL1 CTRL2 WAKE-UP TIME CTRL3 Normal operation 000 low low low — Channel A output buffer disabled 001 low low high Fast (100 ns) Channel B output buffer disabled 010 low high low Fast (100 ns) Channel A and B output buffer disabled 011 low high high Fast (100 ns) Channel A and B powered down 100 high low low Slow (15 µS) Channel A standby 101 high low high Fast (100 ns) Channel B standby 110 high high low Fast (100 ns) Multiplexed (MUX) mode – Output data of channel A and B is multiplexed and available on DA13 to DA0 pins. 111 high high high — Power Down Global In this mode, the entire chip including both the A/D converters, internal reference and the output buffers are powered down resulting in reduced total power dissipation of about 50 mW. The output buffers are in high impedance state. The wake-up time from the global power down to data becoming valid in normal mode is typically 15 µs. Channel Standby (Individual or Both Channels) This mode allows the individual ADCs to be powered down. The internal references are active and this results in fast wake-up time, about 100 ns. The total power dissipation in standby is about 482 mW. Output Buffer Disable (Individual or Both Channels) Each channel’s output buffer can be disabled and put in high impedance state -- wakeup time from this mode is fast, about 100 ns. Input Clock Stop In addition to the above, the converter enters a low-power mode when the input clock frequency falls below 1 MSPS. The power dissipation is about 140 mW. POWER SUPPLY SEQUENCE During power-up, the AVDD and DRVDD supplies can come up in any sequence. The two supplies are separated in the device. Externally, they can be driven from separate supplies or derived from a single supply. 48 Submit Documentation Feedback Copyright © 2007–2008, Texas Instruments Incorporated Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 DIGITAL OUTPUT INFORMATION ADS62P4X provides 14-bit data per channel and a common output clock synchronized with the data. The output interface can be either parallel CMOS or DDR LVDS voltage levels and can be selected using serial register bit <OUTPUT INTERFACE> or parallel pin SEN. Parallel CMOS Interface In the CMOS mode, the output buffer supply (DRVDD) can be operated over a wide range from 1.8 V to 3.3 V (typical). Each data bit is output on separate pin as CMOS voltage level, every clock cycle (see Figure 92). For DRVDD > 2.2 V, it is recommended to use the CMOS output clock (CLKOUT) to latch data in the receiving chip. The rising edge of CLKOUT can be used to latch data in the receiver, even at the highest sampling speed. It is recommended to minimize the load capacitance seen by data and clock output pins by using short traces to the receiver. Also, match the output data and clock traces to minimize the skew between them. For DRVDD < 2.2 V, it is recommended to use external clock (for example, input clock delayed to get desired setup/hold times). CMOS Output Buffers DA0 DA1 DA2 14-Bit Channel-A Data DA3 · · · DA12 DA13 CLKOUT DB0 DB1 DB2 14-Bit Channel-B Data DB3 · · · DB12 DB13 B0287-01 Figure 92. CMOS Output Interface Output Buffer Strength Programmability Switching noise (caused by CMOS output data transitions) can couple into the analog inputs during the instant of sampling and degrade the SNR. The coupling and SNR degradation increases as the output buffer drive is made stronger. To minimize this, ADS62P4X CMOS output buffers are designed with controlled drive strength to get best SNR. The default drive strength also ensures wide data stable window for load capacitances up to 5 pF and DRVDD supply voltage >2.2 V. To ensure wide data stable window for load capacitance > 5 pF, there exists option to increase the output data and clock drive strengths using the serial interface ( DATAOUT STRENGTH and CLKOUT STRENGTH). Note that for DRVDD supply voltage <2.2 V, it is recommended to use maximum drive strength (for any value of load capacitance). Copyright © 2007–2008, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 49 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 CMOS Mode Power Dissipation With CMOS outputs, the DRVDD current scales with the sampling frequency and the load capacitance on every output pin. The maximum DRVDD current occurs when each output bit toggles between 0 and 1 every clock cycle. In actual applications, this condition is unlikely to occur. The actual DRVDD current would be determined by the average number of output bits switching, which is a function of the sampling frequency and the nature of the analog input signal. Digital current due to CMOS output switching = CL × DRVDD × (N × FAVG), where CL = load capacitance, N × FAVG = average number of output bits switching. Figure 79 shows the current with various load capacitances across sampling frequencies at 2 MHz analog input frequency. DDR LVDS Interface The LVDS interface works only with 3.3-V DRVDD supply. In this mode, the 11 data bits of each channel and a common output clock are available as LVDS (Low Voltage Differential Signal) levels. Two successive data bits are multiplexed and output on each LVDS differential pair every clock cycle (DDR – Double Data Rate, Figure 94). LVDS Buffers 14-Bit Channel-A Data 14-Bit Channel-B Data Pins DA0P DA0M Data Bits D0, D1 DA2P DA2M Data Bits D2, D3 · · · · · · DA12P DA12M Data Bits D12, D13 CLKOUTP CLKOUTM Output Clock DB0P DB0M Data Bits D0, D1 DB2P DB2M Data Bits D2, D3 · · · · · · DB12P DB12M Data Bits D12, D13 B0288-01 Figure 93. DDR LVDS Outputs Odd data bits D1, D3, D5, D7, D9 are output at the rising edge of CLKOUTP and even data bits D0, D2, D4, D6, D8, D10 are output at the falling edge of CLKOUTP. Both the rising and falling edges of CLKOUTP have to be used to capture all the data bits. 50 Submit Documentation Feedback Copyright © 2007–2008, Texas Instruments Incorporated Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 CLKOUTM CLKOUTP DA0 (DB0) D0 D1 D0 D1 DA2 (DB2) D2 D3 D2 D3 DA4 (DB4) D4 D5 D4 D5 DA6 (DB6) D6 D7 D6 D7 DA8 (DB8) D8 D9 D8 D9 DA10 (DB10) D10 D11 D10 D11 DA12 (DB12) D12 D13 D12 D13 Sample N Sample N+1 T0110-02 Figure 94. DDR LVDS Interface LVDS Buffer Current Programmability The default LVDS buffer output current is 3.5 mA. When terminated by 100 Ω, this results in a 350-mV single-ended voltage swing (700-mVPP differential swing). The LVDS buffer currents can also be programmed to 2.5 mA, 4.5 mA, and 1.75 mA (LVDS CURRENT). In addition, there exists a current double mode, where this current is doubled for the data and output clock buffers (register bits CURRENT DOUBLE). LVDS Buffer Internal Termination An internal termination option is available (using the serial interface), by which the LVDS buffers are differentially terminated inside the device. The termination resistances available are –300 Ω, 185 Ω, and 150 Ω (nominal with ±20% variation). Any combination of these three terminations can be programmed; the effective termination is the parallel combination of the selected resistances. This results in eight effective terminations from open (no termination) to 60 Ω. The internal termination helps to absorb any reflections coming from the receiver end, improving the signal integrity. With 100 Ω internal and 100-Ω external termination, the voltage swing at the receiver end is halved (compared to no internal termination). The voltage swing can be restored by using the LVDS current double mode. Figure 95 and Figure 96 compare the LVDS eye diagrams without and with 100-Ω internal termination. With internal termination, the eye looks clean even with 10-pF load capacitance (from each output pin to ground). The terminations can be programmed using register bits (LVDS TERMINATION). Copyright © 2007–2008, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 51 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 Figure 95. LVDS Eye Diagram – No Internal Termination, External Termination = 100 Ω Figure 96. LVDS Eye Diagram – with 100-Ω Internal Termination, External Termination = 100 Ω and LVDS Current Double Mode Enabled 52 Submit Documentation Feedback Copyright © 2007–2008, Texas Instruments Incorporated Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 Output Data Format Two output data formats are supported – 2s complement and straight binary. They can be selected using the serial interface register bit <DATA FORMAT> or controlling the SEN pin in parallel configuration mode. In the event of an input voltage overdrive, the digital outputs go to the appropriate full scale level. For a positive overdrive, the output code is 0x7FF in offset binary output format, and 0x3FF in 2s complement output format. For a negative input overdrive, the output code is 0x000 in offset binary output format and 0x400 in 2s complement output format. Multiplexed Output mode This mode is available only with CMOS interface. In this mode, the digital outputs of both the channels are multiplexed and output on a single bus (DB0-DB10 pins), as per the timing diagram shown in Figure 97. The channel A output pins (DA0-DA10) are three-stated. Since the output data rate on the DB bus is effectively doubled, this mode is recommended only for low sampling frequencies (< 65 MSPS). This mode can be enabled using register bits <POWER DOWN MODES> or using the parallel pins CTRL1 -3. CLKOUT DB0 DA0 DB0 DA0 DB0 DB1 DA1 DB1 DA1 DB1 DB2 DA2 DB2 DA2 DB2 DB13 DA13 DB13 DA13 DB13 Sample N Sample N+1 T0297-01 Figure 97. Multiplexed Mode – Output Timing Low Latency Mode The default latency of ADS62P4X is 14 clock cycles. For applications, which cannot tolerate large latency, ADS62P4X includes a special mode with 10 clock cycles latency. In the low latency condition, the Digital Processing block is bypassed and its features (offset correction, fine gain, decimation filters) are not available. Copyright © 2007–2008, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 53 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 DETAILS OF DIGITAL PROCESSING BLOCK CLIPPER From ADC Output 14 Bits 14 Bits 14 Bits 14 Bits 14 Bits To output buffers LVDS or CMOS Fine Gain (0 to 6 dB 0.05 dB Steps) 24 TAP FILTER - LOW PASS - HIGH PASS - BAND PASS Gain Correction (0.05 dB Steps) DECIMATION BY 2/4/8 14 Bits 0 OFFSET ESTIMATION BLOCK Filter Select Disable Offset Correction Freeze Offset Correction OFFSET CORRECTION Bypass Filter Bypass Decimation FINE GAIN DIGITAL FILTER and DECIMATION GAIN CORRECTION DIGITAL PROCESSING BLOCK B0289-01 Figure 98. Digital Processing Block Diagram Offset Correction ADS62P4X has an internal offset correction algorithm that estimates and corrects dc offset up to ±10 mV. The correction can be enabled using the serial register bit (OFFSET LOOP EN). Once enabled, the algorithm estimates the channel offset and applies the correction every clock cycle. The time constant of the correction loop is a function of the sampling clock frequency. The time constant can be controlled using register bits (OFFSET LOOP TC) as described in Table 20. Table 20. Time Constant of Offset Correction Algorithm (1) 54 <OFFSET LOOP TC> D6-D5-D4 TIME CONSTANT (TCCLK), number of clock cycles 000 227 1.1 001 226 0.55 010 225 0.27 011 224 0.13 100 28 2 2.15 101 229 4.3 110 227 1.1 111 27 1.1 2 TIME CONSTANT, sec (= TCCLK × 1/Fs) (1) Sampling frequency, Fs = 125 MSPS Submit Documentation Feedback Copyright © 2007–2008, Texas Instruments Incorporated Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 It is also possible to freeze the offset correction using the serial interface (<OFFSET LOOP FREEZE>). Once frozen, the offset estimation becomes inactive and the last estimated value is used for correction every clock cycle. Note that the offset correction is disabled by default after reset. Figure 99 shows the time response of the offset correction algorithm, after it is enabled. 8260 8240 Device With Offset Cancelled Code − LSB 8220 8200 8180 Offset Loop Enabled Here 8160 Device With Initial Offset 8140 8120 0 2 4 6 8 10 12 t − Time − s 14 G084 Figure 99. Time Response of Offset Correction Gain Correction ADS62P4X has ability to make fine corrections to the ADC channel gain. The corrections can be done in steps of 0.05 dB, up to a maximum of 0.5 dB, using the register bits (GAIN CORRECTION). Only positive corrections are supported and the same correction applies to both the channels. Table 21. Gain Correction Values <GAIN CORRECTION> D3-D2-D1-D0 AMOUNT OF CORRECTION, dB 0000 0 0001 +0.05 0010 +0.1 0011 +0.15 0100 +0.20 0101 +0.25 0110 +0.30 0111 +0.35 1000 +0.40 1001 +0.45 1010 +0.5 Other combinations Unused Copyright © 2007–2008, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 55 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 Decimation Filters ADS62P4X includes option to decimate the ADC output data with in-built low pass, high pass or band pass filters. The decimation rate and type of filter can be selected using register bits (DECIMATION RATE) and (DECIMATION FILTER TYPE). Decimation rates of 2, 4, or 8 are available and either low pass, high pass or band pass filters can be selected (see Table 22). By default, the decimation filter is disabled – use register bit <FILTER ENABLE> to enable it. Table 22. Decimation Filter Modes COMBINATION OF DECIMATION RATES AND FILTER TYPES DECIMATION <DECIMATION RATE> TYPE OF FILTER Decimate by 2 <DECIMATIO N FILTER FREQ BAND> <FILTER COEFF SELECT > <FILTER ENABLE> In-built low-pass filter (pass band = 0 to Fs/4) 0 0 0 0 0 0 1 In-built high-pass filter (pass band = Fs/4 to Fs/2) 0 0 0 0 1 0 1 In-built low-pass filter (pass band = 0 to Fs/8) 0 0 1 0 0 0 1 In-built 2nd band-pass filter (pass band = Fs/8 to Fs/4) 0 0 1 0 1 0 1 In-built 3 band-pass filter (pass band = Fs/4 to 3Fs/8) 0 0 1 1 0 0 1 In-built last band-pass filter (pass band = 3Fs/8 to Fs/2) 0 0 1 1 1 0 1 Decimate by 2 Custom filter (user programmable coefficients) 0 0 0 X X 1 1 Decimate by 4 Custom filter (user programmable coefficients) 0 0 1 X X 1 1 Decimate by 8 Custom filter (user programmable coefficients) 1 0 0 X X 1 1 No decimation Custom filter (user programmable coefficients) 0 1 1 X X 1 0 Decimate by 4 rd Decimation Filter Equation The decimation filter is implemented as 24-tap FIR with symmetrical coefficients (each coefficient is 12-bit signed). The filter equation is: y(n) + ǒ21 Ǔ [h0 11 x(n) ) h1 x(n * 1) ) h2 x(n * 2) ) AAA ) h11 x(n * 11) ) h11 x(n * 12) ) AAA ) h1 x(n * 22) ) h0 x(n * 23)] (3) By setting the register bit <ODD TAP ENABLE> = 1, a 23-tap FIR is implemented: y(n) + ǒ21 Ǔx[h0 11 x(n) ) h1 x(n * 1) ) h2 x(n * 2) ) AAA ) h10 x(n * 10) ) h11 x(n * 11) ) h10 x(n * 12) ) AAA ) h1 x(n * 21) ) h0 x(n * 22)] (4) In the above equations, h0, h1 …h11 are 12-bit signed representation of the coefficients, x(n) is the input data sequence to the filter y(n) is the filter output sequence Pre-defined Coefficients The in-built filter types (low pass, high pass, and band pass) use pre-defined coefficients. The frequency response of the in-built filters is shown in Figure 100 and Figure 101. 56 Submit Documentation Feedback Copyright © 2007–2008, Texas Instruments Incorporated Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 5 0 Magnitude − dB −5 −10 Low Pass High Pass −15 −20 −25 −30 −35 −40 −45 0.0 0.1 0.2 0.3 0.4 0.5 Normalized Frequency − f/fS G085 Figure 100. Decimate by 2 Filter Response 5 0 Magnitude − dB −5 −10 Low Pass High Pass −15 −20 −25 −30 −35 −40 −45 0.0 0.1 0.2 0.3 0.4 0.5 Normalized Frequency − f/fS G086 Figure 101. Decimate by 4 Filter Response 5 0 Magnitude − dB −5 −10 −15 −20 −25 −30 −35 −40 −45 0.0 1st Bandpass 2nd Bandpass 0.1 0.2 0.3 Normalized Frequency − f/fS 0.4 0.5 G087 Figure 102. Decimate by 4 Band-Pass Response Copyright © 2007–2008, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 57 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 Table 23. Predefined Coefficients for Decimation by 2 Filters COEFFICIENTS DECIMATE BY 2 LOW-PASS FILTER HIGH-PASS FILTER h0 23 -22 h1 -37 -65 h2 -6 -52 h3 68 30 h4 -36 66 h5 -61 -35 h6 35 -107 h7 118 38 h8 -100 202 h9 -197 -41 h10 273 -644 h11 943 1061 Table 24. Predefined Coefficients for Decimation by 4 Filters COEFFICIENTS DECIMATE BY 4 LOW-PASS FILTER 1st BAND-PASS FILTER 2nd BAND-PASS FILTER h0 -17 -7 -34 HIGH-PASS FILTER 32 h1 -50 19 -34 -15 h2 71 -47 -101 -95 h3 46 127 43 22 h4 24 73 58 -8 h5 -42 0 -28 -81 h6 -100 86 -5 106 h7 -97 117 -179 -62 h8 8 -190 294 -97 h9 202 -464 86 310 h10 414 -113 -563 -501 h11 554 526 352 575 Custom Filter Coefficients with Decimation The filter coefficients can also be programmed by the user (custom). For custom coefficients, set the register bit (FILTER COEFF SELECT) and load the coefficients (h0 to h11) in registers 1E to 2F using the serial interface (Table 25) as: Register content = 12-bit signed representation of [real coefficient value × 211] 58 Submit Documentation Feedback Copyright © 2007–2008, Texas Instruments Incorporated Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 Custom Filter Coefficients without Decimation The filter with custom coefficients can also be used with the decimation mode disabled. In this mode, the filter implementation is 12-tap FIR: y(n) + ǒ21 Ǔx[h6 11 x(n) ) h7 x(n * 1) ) h8 x(n * 2) ) AAA ) h11 x(n * 5) ) h11 x(n * 6) ) AAA ) h7 x(n * 10) ) h6 x(n * 11)] (5) Table 25. Register Map of Custom Coefficients A7–A0 (hex) D7 D6 D5 1E 1F Coefficient h2 <7:0> Coefficient h2 <11:8> Coefficient h3 <11:4> Coefficient h4 <7:0> Coefficient h5 <3:0> 26 Coefficient h4 <11:8> Coefficient h5 <11:4> 27 Coefficient h6 <7:0> Coefficient h7 <3:0> 29 Coefficient h6 <11:8> Coefficient h7 <11:4> 2A Coefficient h8 <7:0> Coefficient h9 <3:0> 2C Coefficient h8 <11:8> Coefficient h9 <11:4> 2D 2E D0 Coefficient h0 <11:8> Coefficient h3 <3:0> 24 2B D1 Coefficient h1 <11:4> 23 28 D2 Coefficient h0 <7:0> 21 25 D3 Coefficient h1 <3:0> 20 22 D4 Coefficient h10 <7:0> Coefficient h11 <3:0> 2F Coefficient h10 <11:8> Coefficient h11 <11:4> Copyright © 2007–2008, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 59 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 BOARD DESIGN CONSIDERATIONS Grounding A single ground plane is sufficient to give good performance, provided the analog, digital, and clock sections of the board are cleanly partitioned. See the EVM User Guide (SLAU237) for details on layout and grounding. Supply Decoupling As the ADS62P4X already includes internal decoupling, minimal external decoupling can be used without loss in performance. Note that decoupling capacitors can help filter external power supply noise, so the optimum number of capacitors would depend on the actual application. The decoupling capacitors should be placed very close to the converter supply pins. It is recommended to use separate supplies for the analog and digital supply pins to isolate digital switching noise from sensitive analog circuitry. In case only a single 3.3-V supply is available, it should be routed first to AVDD. It can then be tapped and isolated with a ferrite bead (or inductor) with decoupling capacitor, before being routed to DRVDD. Exposed Thermal Pad It is necessary to solder the exposed pad at the bottom of the package to a ground plane for best thermal performance. For detailed information, see application notes QFN Layout Guidelines (SLOA122) and QFN/SON PCB Attachment (SLUA271). 60 Submit Documentation Feedback Copyright © 2007–2008, Texas Instruments Incorporated Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 DEFINITION OF SPECIFICATIONS Analog Bandwidth – The analog input frequency at which the power of the fundamental is reduced by 3 dB with respect to the low frequency value. Aperture Delay – The delay in time between the rising edge of the input sampling clock and the actual time at which the sampling occurs. This delay will be different across channels. The maximum variation is specified as aperture delay variation (channel-channel). Aperture Uncertainty (Jitter) – The sample-to-sample variation in aperture delay. Clock Pulse Width/Duty Cycle – The duty cycle of a clock signal is the ratio of the time the clock signal remains at a logic high (clock pulse width) to the period of the clock signal. Duty cycle is typically expressed as a percentage. A perfect differential sine-wave clock results in a 50% duty cycle. Maximum Conversion Rate – The maximum sampling rate at which certified operation is given. All parametric testing is performed at this sampling rate unless otherwise noted. Minimum Conversion Rate – The minimum sampling rate at which the ADC functions. Differential Nonlinearity (DNL) – An ideal ADC exhibits code transitions at analog input values spaced exactly 1 LSB apart. The DNL is the deviation of any single step from this ideal value, measured in units of LSBs. Integral Nonlinearity (INL) – The INL is the deviation of the ADC's transfer function from a best fit line determined by a least squares curve fit of that transfer function, measured in units of LSBs. Gain Error – Gain error is the deviation of the ADC's actual input full-scale range from its ideal value. The gain error is given as a percentage of the ideal input full-scale range. Gain error has two components: error due to reference inaccuracy and error due to the channel. Both these errors are specified independently as EGREF and EGCHAN. To a first order approximation, the total gain error will be ETOTAL ~ EGREF + EGCHAN. For example, if ETOTAL = ±0.5%, the full-scale input varies from (1-0.5/100)xFSideal to (1+0.5/100)xFSideal. Offset Error – The offset error is the difference, given in number of LSBs, between the ADC's actual average idle channel output code and the ideal average idle channel output code. This quantity is often mapped into mV. Temperature Drift – The temperature drift coefficient (with respect to gain error and offset error) specifies the change per degree Celsius of the parameter from TMIN to TMAX. It is calculated by dividing the maximum deviation of the parameter across the TMIN to TMAX range by the difference TMAX–TMIN. Signal-to-Noise Ratio – SNR is the ratio of the power of the fundamental (PS) to the noise floor power (PN), excluding the power at DC and the first nine harmonics. P SNR + 10Log 10 s PN (6) SNR is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full scale) when the power of the fundamental is extrapolated to the converter’s full-scale range. Signal-to-Noise and Distortion (SINAD) – SINAD is the ratio of the power of the fundamental (PS) to the power of all the other spectral components including noise (PN) and distortion (PD), but excluding dc. Ps SINAD + 10Log 10 PN ) PD (7) SINAD is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full scale) when the power of the fundamental is extrapolated to the converter's full-scale range. Effective Number of Bits (ENOB) – The ENOB is a measure of a converter’s performance as compared to the theoretical limit based on quantization noise. Copyright © 2007–2008, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 61 ADS62P45, ADS62P44 ADS62P43, ADS62P42 www.ti.com SLAS561A – JULY 2007 – REVISED FEBRUARY 2008 ENOB + SINAD * 1.76 6.02 (8) Total Harmonic Distortion (THD) – THD is the ratio of the power of the fundamental (PS) to the power of the first nine harmonics (PD). P THD + 10Log 10 s PN (9) THD is typically given in units of dBc (dB to carrier). Spurious-Free Dynamic Range (SFDR) – The ratio of the power of the fundamental to the highest other spectral component (either spur or harmonic). SFDR is typically given in units of dBc (dB to carrier). Two-Tone Intermodulation Distortion – IMD3 is the ratio of the power of the fundamental (at frequencies f1 and f2) to the power of the worst spectral component at either frequency 2f1–f2 or 2f2–f1. IMD3 is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full scale) when the power of the fundamental is extrapolated to the converter’s full-scale range. DC Power Supply Rejection Ratio (DC PSRR) – The DC PSSR is the ratio of the change in offset error to a change in analog supply voltage. The DC PSRR is typically given in units of mV/V. AC Power Supply Rejection Ratio (AC PSRR) – AC PSRR is the measure of rejection of variations in the supply voltage by the ADC. If ΔVsup is the change in supply voltage and ΔVout is the resultant change of the ADC output code (referred to the input), then DVOUT (Expressed in dBc) PSRR = 20Log 10 DVSUP (10) Voltage Overload Recovery – The number of clock cycles taken to recover to less than 1% error after an overload on the analog inputs. This is tested by separately applying a sine wave signal with 6dB positive and negative overload. The deviation of the first few samples after the overload (from their expected values) is noted. Common Mode Rejection Ratio (CMRR) – CMRR is the measure of rejection of variation in the analog input common-mode by the ADC. If ΔVcm_in is the change in the common-mode voltage of the input pins and ΔVout is the resultant change of the ADC output code (referred to the input), then DVOUT (Expressed in dBc) CMRR = 20Log10 DVCM (11) Cross-Talk (only for multi-channel ADC)– This is a measure of the internal coupling of a signal from adjacent channel into the channel of interest. It is specified separately for coupling from the immediate neighboring channel (near-channel) and for coupling from channel across the package (far-channel). It is usually measured by applying a full-scale signal in the adjacent channel. Cross-talk is the ratio of the power of the coupling signal (as measured at the output of the channel of interest) to the power of the signal applied at the adjacent channel input. It is typically expressed in dBc. 62 Submit Documentation Feedback Copyright © 2007–2008, Texas Instruments Incorporated Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42 PACKAGE OPTION ADDENDUM www.ti.com 20-Mar-2008 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Eco Plan (2) Qty ADS62P42IRGCR ACTIVE VQFN RGC 64 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR ADS62P42IRGCRG4 ACTIVE VQFN RGC 64 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR ADS62P42IRGCT ACTIVE VQFN RGC 64 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR ADS62P42IRGCTG4 ACTIVE VQFN RGC 64 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR ADS62P43IRGCR ACTIVE VQFN RGC 64 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR ADS62P43IRGCRG4 ACTIVE VQFN RGC 64 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR ADS62P43IRGCT ACTIVE VQFN RGC 64 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR ADS62P43IRGCTG4 ACTIVE VQFN RGC 64 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR ADS62P44IRGCR ACTIVE VQFN RGC 64 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR ADS62P44IRGCRG4 ACTIVE VQFN RGC 64 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR ADS62P44IRGCT ACTIVE VQFN RGC 64 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR ADS62P44IRGCTG4 ACTIVE VQFN RGC 64 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR ADS62P45IRGCR ACTIVE VQFN RGC 64 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR ADS62P45IRGCRG4 ACTIVE VQFN RGC 64 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR ADS62P45IRGCT ACTIVE VQFN RGC 64 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR ADS62P45IRGCTG4 ACTIVE VQFN RGC 64 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR Lead/Ball Finish MSL Peak Temp (3) (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) Addendum-Page 1 PACKAGE OPTION ADDENDUM www.ti.com 20-Mar-2008 (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 2 PACKAGE MATERIALS INFORMATION www.ti.com 3-Jul-2008 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing ADS62P42IRGCR VQFN RGC 64 SPQ Reel Reel Diameter Width (mm) W1 (mm) A0 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant 2500 330.0 16.4 9.3 9.3 1.5 12.0 16.0 Q2 ADS62P42IRGCT VQFN RGC 64 250 330.0 16.4 9.3 9.3 1.5 12.0 16.0 Q2 ADS62P43IRGCR VQFN RGC 64 2500 330.0 16.4 9.3 9.3 1.5 12.0 16.0 Q2 ADS62P43IRGCT VQFN RGC 64 250 330.0 16.4 9.3 9.3 1.5 12.0 16.0 Q2 ADS62P44IRGCR VQFN RGC 64 2500 330.0 16.4 9.3 9.3 1.5 12.0 16.0 Q2 ADS62P44IRGCT VQFN RGC 64 250 330.0 16.4 9.3 9.3 1.5 12.0 16.0 Q2 ADS62P45IRGCR VQFN RGC 64 2500 330.0 16.4 9.3 9.3 1.5 12.0 16.0 Q2 ADS62P45IRGCT VQFN RGC 64 250 330.0 16.4 9.3 9.3 1.5 12.0 16.0 Q2 Pack Materials-Page 1 PACKAGE MATERIALS INFORMATION www.ti.com 3-Jul-2008 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) ADS62P42IRGCR VQFN RGC 64 2500 333.2 345.9 28.6 ADS62P42IRGCT VQFN RGC 64 250 333.2 345.9 28.6 ADS62P43IRGCR VQFN RGC 64 2500 333.2 345.9 28.6 ADS62P43IRGCT VQFN RGC 64 250 333.2 345.9 28.6 ADS62P44IRGCR VQFN RGC 64 2500 333.2 345.9 28.6 ADS62P44IRGCT VQFN RGC 64 250 333.2 345.9 28.6 ADS62P45IRGCR VQFN RGC 64 2500 333.2 345.9 28.6 ADS62P45IRGCT VQFN RGC 64 250 333.2 345.9 28.6 Pack Materials-Page 2 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications. TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Amplifiers Data Converters DSP Clocks and Timers Interface Logic Power Mgmt Microcontrollers RFID RF/IF and ZigBee® Solutions amplifier.ti.com dataconverter.ti.com dsp.ti.com www.ti.com/clocks interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com www.ti-rfid.com www.ti.com/lprf Applications Audio Automotive Broadband Digital Control Medical Military Optical Networking Security Telephony Video & Imaging Wireless www.ti.com/audio www.ti.com/automotive www.ti.com/broadband www.ti.com/digitalcontrol www.ti.com/medical www.ti.com/military www.ti.com/opticalnetwork www.ti.com/security www.ti.com/telephony www.ti.com/video www.ti.com/wireless Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated