Altera EY1603 40v, low quiescent current, 150ma linear regulator Datasheet

Enpirion Power Datasheet
EY1603 40V, Low Quiescent Current,
150mA Linear Regulator
DS-1047
Datasheet
The Altera® Enpirion® EY1603 is a wide input voltage
range, low quiescent current linear regulator ideally
suited for “always-on” and “keep alive” applications.
The EY1603 operates from an input voltage of +6V to
+40V under normal operating conditions and consumes
only 18µA of quiescent current at no load.
The EY1603 has an adjustable output voltage range from
2.5 to 12 V. The EY1603 features an EN pin that can be
used to put the device into a low-quiescent current
shutdown mode where it draws only 2µA of supply
current. The device features automatic thermal
shutdown and current limit protection.
The EY1603 is rated over the -40°C to +125°C
temperature range and is available in a 14 lead HTSSOP
with an exposed pad package.
TABLE 1. KEY DIFFERENCES IN FAMILY OF 40V LDO PARTS
MINIMUM IOUT
ADJ OR FIXED VOUT
EY1602SI-ADJ
50mA
ADJ
EY1603TI-ADJ
150mA
ADJ
PART NUMBER
Features
• Wide VIN Range of 6V to 40V
• Adjustable Output Voltage from 2.5V to 12V
• Guaranteed 150mA Output Current
• Ultra Low 18µA Typical Quiescent Current
• Low 2µA of Typical Shutdown Current
• ±1% Accurate Voltage Reference
• Low Dropout Voltage of 295mV at 150mA
• 40V Tolerant Logic Level (TTL/CMOS) Enable Input
• Stable Operation with 10µF Output Capacitor
• 5kV ESD HBM Rated
• Thermal Shutdown and Current Limit Protection
• Thermally Enhanced 14 Ld Exposed Pad HTSSOP
Package
Applications
• Industrial
• Telecommunications
VIN = 14V
VOUT = 12V
VOUT
VIN
R1
CIN
0.1µF
EN
EPAD
(GND) VFB
COUT
10µF
QUIESCENT CURRENT (µA)
25
20
15
10
5
R2
GND
FIGURE 1. TYPICAL APPLICATION
101 Innovation Drive
San Jose, CA 95134
www.altera.com
February 2014
0
-50
0
50
TEMPERATURE (°C)
100
150
FIGURE 2. QUIESCENT CURRENT vs TEMPERATURE (AT UNITY
GAIN). VIN = 14V
© 2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, HARDCOPY, MAX, MEGACORE,
NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and
Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of
their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor
products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use
of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are
advised to obtain the latest version of device specifications before relying on any published information and before placing orders
for products or services.
ISO
9001:2008
Registered
Altera Corporation
Subscribe
09619
March 14, 2014
Rev A
Page 2
•
Ordering Information
PART NUMBER
(Notes 1, 2)
PART
MARKING
EY1603TI-ADJ
1603AT
EVB-EY1603TI-ADJ
Evaluation Platform
TEMP. RANGE
(°C)
ENABLE
PIN
OUTPUT
VOLTAGE (V)
-40 to +125
Yes
Adjustable
PACKAGE
(Pb-Free)
14 Ld HTSSOP
PKG.
DWG. #
M14.173B
NOTES:
1. Add “-T*” suffix for tape and reel.
2. These Altera Enpirion Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach
materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb
and Pb-free soldering operations). Altera Enpirion Pb-free products are MSL classified at Pb-free peak reflow temperatures that
meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
Pin Configuration
EY1603TI-ADJ (14 LD HTSSOP)
TOP VIEW
NC 1
14 VOUT
VIN 2
13 NC
NC 3
12 VFB
NC 4
NC 5
THERMAL
PAD
(GND)
11 NC
10 NC
NC 6
9 NC
EN 7
8 GND
Pin Descriptions
PIN NUMBER
PIN NAME
1, 3, 4, 5, 6, 9,
10, 11, 13
NC
DESCRIPTION
Pins have internal termination and can be left unconnected. Connection to ground is optional.
2
VIN
Input voltage pin. A minimum 0.1µF ceramic capacitor is required for proper operation. Range 6V to 40V.
7
EN
Enable pin. High on this pin enables the device. Range 0V to VIN.
8
GND
Ground pin.
12
VFB
This pin is connected to the external feedback resistor divider which sets the LDO output voltage. Range 0V to
3V.
14
VOUT
Regulated output voltage. A 10µF ceramic capacitor is required for stability. Range 0V to 12V.
-
EPAD
It is recommended to solder the EPAD to the ground plane.
EY1603 40V, Low Quiescent Current, 150mA Linear Regulator
09619
February 2014
March 14, 2014
Altera Corporation
Rev A
Page 3
Absolute Maximum Ratings
Thermal Information
VIN Pin to GND Voltage. . . . . . . . . . . . . . . GND - 0.3V to +45V
VOUT Pin to GND Voltage. . . . . . . . . . . . . . .GND - 0.3V to 16V
VFB Pin to GND Voltage. . . . . . . . . . . . . . . . . .GND - 0.3V to 3V
EN Pin to GND Voltage. . . . . . . . . . . . . . . . . GND - 0.3V to VIN
Output Short-circuit Duration . . . . . . . . . . . . . . . . . . . Indefinite
ESD Rating
Human Body Model (Tested per JESD22-A114E) . . . . . . 5kV
Machine Model (Tested per JESD-A115-A) . . . . . . . . . . 200V
Charge Device Model (Tested per JESD22-C101C) . . . 2.2kV
Latch Up (Tested per JESD78B; Class II, Level A). . . . . 100mA
Thermal Resistance (Typical)
JA (°C/W) JC (°C/W)
14 Ld HTSSOP Package (Notes 3, 4)
37
5
Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . +150°C
Maximum Storage Temperature Range . . . . . .-65°C to +175°C
Pb-Free Reflow Profile . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .—
Recommended Operating Conditions
Ambient Temperature Range . . . . . . . . . . . . . . -40°C to +125°C
VIN pin to GND Voltage . . . . . . . . . . . . . . . . . . . . . .+6V to +40V
VOUT pin to GND Voltage . . . . . . . . . . . . . . . . . . +2.5V to +12V
EN pin to GND Voltage . . . . . . . . . . . . . . . . . . . . . . . . 0V to +40V
CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product
reliability and result in failures not covered by warranty.
NOTES:
3. JA is measured with the component mounted on a high effective thermal conductivity test board in free air.
4. For JC, the “case temp” location is the center of the exposed metal pad on the package underside.
Electrical Specifications
Recommended Operating Conditions, unless otherwise noted. VIN = 14V, IOUT = 1mA, CIN = 0.1µF, COUT = 10µF,
TA = TJ = -40°C to +125°C, unless otherwise noted. Typical specifications are at TA = +25°C. Boldface limits apply over the operating temperature
range, -40°C to +125°C.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
(Note 7)
TYP
6
Input Voltage Range
VIN
Guaranteed Output
Current
IOUT
VIN = VOUT + VDO
VFB Reference Voltage
VOUT
EN = High, VIN = 14V, IOUT = 0.1mA to 150mA
MAX
(Note 7) UNIT
40
150
1.211
V
mA
1.223
1.235
V
Line Regulation
VOUT/VIN
3V  VIN  40V, IOUT = 1mA
0.04
0.15
%
Load Regulation
VOUT/IOUT
VIN = VOUT +VDO, IOUT = 100µA to 150mA
0.3
0.6
%
Dropout Voltage
(Note 5)
VDO
7
33
mV
380
525
mV
7
33
mV
295
460
mV
EN = LOW
2
3.64
µA
EN = HIGH, IOUT = 0mA
18
24
µA
EN = HIGH, IOUT = 1mA
22
42
µA
EN = HIGH, IOUT = 10mA
34
60
µA
EN = HIGH, IOUT = 150mA
90
125
µA
PSRR
f = 100Hz; VIN_RIPPLE = 500mVP-P; Load = 150mA
66
VEN_H
VOUT = Off to On
VEN_L
VOUT = On to Off
IOUT = 1mA, VOUT = 3.3V
IOUT = 150mA, VOUT = 3.3V
IOUT = 1mA, VOUT = 5V
IOUT = 150mA, VOUT = 5V
Shutdown Current
ISHDN
Quiescent Current
IQ
Power Supply Rejection
Ratio
dB
EN FUNCTION
EN Threshold Voltage
EN Pin Current
IEN
EN to Regulation Time
(Note 6)
tEN
February 2014
09619
1.485
0.975
VOUT = 0V
V
0.026
1.65
Altera Corporation
V
µA
1.93
ms
EY1603 40V, Low Quiescent Current, 150mA Linear Regulator
March 14, 2014
Rev A
Page 4
Electrical Specifications
Recommended Operating Conditions, unless otherwise noted. VIN = 14V, IOUT = 1mA, CIN = 0.1µF, COUT = 10µF,
TA = TJ = -40°C to +125°C, unless otherwise noted. Typical specifications are at TA = +25°C. Boldface limits apply over the operating temperature
range, -40°C to +125°C. (Continued)
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
(Note 7)
TYP
MAX
(Note 7) UNIT
175
410
mA
+165
°C
+20
°C
PROTECTION FEATURES
Output Current Limit
ILIMIT
VOUT = 0V
Thermal Shutdown
TSHDN
Junction Temperature Rising
Thermal Shutdown
Hysteresis
THYST
NOTES:
5. Dropout voltage is defined as (VIN - VOUT) when VOUT is 2% below the value of VOUT when VIN = VOUT + 3V.
6. Enable to Regulation is the time the output takes to reach 95% of its final value with VIN = 14V and EN is taken from VIL to VIH in
5ns. For the adjustable versions, the output voltage is set at 5V.
7. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by
characterization and are not production tested.
EY1603 40V, Low Quiescent Current, 150mA Linear Regulator
09619
February 2014
March 14, 2014
Altera Corporation
Rev A
Page 5
Typical Performance Curves
VIN = 14V, IOUT = 1mA, VOUT = 5V, TJ = +25°C, unless otherwise specified.
120
30
100
+125°C
QUIESCENT CURRENT (µA)
QUIESCENT CURRENT (µA)
+125°C
80
60
-40°C
40
+25°C
20
0
25
20
+25°C
10
5
0
0
50
100
LOAD CURRENT (mA)
0
150
FIGURE 3. QUIESCENT CURRENT vs LOAD CURRENT
20
INPUT VOLTAGE (V)
30
40
0.010
OUTPUT VOLTAGE VARIATION (%)
SHUTDOWN CURRENT (µA)
10
FIGURE 4. QUIESCENT CURRENT vs INPUT VOLTAGE (NO LOAD)
3.0
2.5
VIN = 40V
2.0
1.5
VIN = 14V
1.0
0.5
0
-50
0
50
TEMPERATURE (°C)
100
150
0.005
VOUT = 5V
0
February 2014
VOUT = 3.3V
-0.005
-0.010
-50
FIGURE 5. SHUTDOWN CURRENT vs TEMPERATURE (EN = 0)
09619
-40°C
15
0
50
TEMPERATURE (°C)
100
150
FIGURE 6. OUTPUT VOLTAGE vs TEMPERATURE (LOAD = 50mA)
Altera Corporation
EY1603 40V, Low Quiescent Current, 150mA Linear Regulator
March 14, 2014
Rev A
Page 6
Typical Performance Curves
VIN = 14V, IOUT = 1mA, VOUT = 5V, TJ = +25°C, unless otherwise specified. (Continued)
5.20
OUTPUT VOLTAGE (V)
5.15
500mV/DIV
5.10
EN
+125°C
5.05
1V/DIV
+25°C
5.00
4.95
VOUT
-40°C
TIME = 500µs/DIV
4.90
4.85
4.80
0
50
100
LOAD CURRENT (mA)
150
FIGURE 7. OUTPUT VOLTAGE vs LOAD CURRENT
FIGURE 8. START-UP WAVEFORM
70
TIME = 5ms/DIV
60
VOUT = 3.3V
PSRR (dB)
50
40
VOUT
VOUT = 5V
30
50mA
20
IOUT
10
0
100
1k
10k
FREQUENCY (Hz)
100k
0mA
1M
FIGURE 9. POWER SUPPLY REJECTION RATIO (LOAD = 150mA)
FIGURE 10. LOAD TRANSIENT RESPONSE
EY1603 40V, Low Quiescent Current, 150mA Linear Regulator
09619
100mV/DIV
February 2014
March 14, 2014
Altera Corporation
Rev A
Page 7
Block Diagram
VIN
EN
CONTROL
LOGIC
+
EA
THERMAL
SENSOR
FET DRIVER
WITH CURRENT
LIMIT
VOUT
REFERENCE
+
SOFT-START
VFB
GND
February 2014
09619
Altera Corporation
EY1603 40V, Low Quiescent Current, 150mA Linear Regulator
March 14, 2014
Rev A
Page 8
Functional Description
Functional Overview
The EY1603 is a high performance, high voltage, low-dropout regulator (LDO) with 150mA sourcing capability. The
part is rated to operate over the -40°C to +125°C temperature range. Featuring ultra-low quiescent current, it is an ideal
choice for “always-on” applications. It works well under a “load dump condition” where the input voltage could rise
up to 40V. This LDO device also features current limit and thermal shutdown protection.
Enable Control
The EY1603 has an enable pin, which turns the device on when pulled high. When EN is low, the IC goes into
shutdown mode and draws less than 2µA. In “always-on” applications, EN can be tied to IN.
Current Limit Protection
The EY1603 has internal current limiting functionality to protect the regulator during fault conditions. During current
limit, the output sources a fixed amount of current largely independent of the output voltage. If the short or overload
is removed from VOUT, the output returns to normal voltage regulation mode.
Thermal Fault Protection
In the event that the die temperature exceeds a typical value of +165°C, the output of the LDO will shut down until the
die temperature cools down to a typical +145°C. The level of power dissipated, combined with the ambient
temperature and the thermal impedance of the package, determines if the junction temperature exceeds the thermal
shutdown temperature. See the “Power Dissipation” section on page 8 for more details.
Application Information
Input and Output Capacitors
A minimum 0.1µF ceramic capacitor is recommended at the input for proper operation. For the output, a ceramic
capacitor with a capacitance of 10µF is recommended for the EY1603 to maintain stability. The ground connection of
the output capacitor should be routed directly to the GND pin of the device and also placed close to the IC.
Output Voltage Setting
The EY1603TI-ADJ output voltage is programmed using an external resistor divider as shown in Figure 11.
VOUT
VIN
CIN
0.1µF
R1
EN
COUT
10µF
VFB
R2
GND
FIGURE 11. OUTPUT VOLTAGE SETTING
The output voltage is calculated using Equation 1:
 R1

V OUT = 1.223V   ------- + 1
 R2

(EQ. 1)
Power Dissipation
The junction temperature must not exceed the range specified in “Recommended Operating Conditions” on page 3.
The power dissipation can be calculated using Equation 2:
The maximum allowable junction temperature, TJ(MAX) and the maximum expected ambient temperature, TA(MAX) will
determine the maximum allowable junction temperature rise (TJ), as shown in Equation 2:
T J = T J  MAX  – T A  MAX 
(EQ. 2)
EY1603 40V, Low Quiescent Current, 150mA Linear Regulator
09619
February 2014
March 14, 2014
Altera Corporation
Rev A
Page 9
To calculate the maximum ambient operating temperature, use the junction-to-ambient thermal resistance (JA) as
shown in Equation 3:
T J  MAX  = P D  MAX  x  JA + T A
(EQ. 3)
Board Layout Recommendations
A good PCB layout is important to achieve expected performance. Consideration should be taken when placing the
components and routing the trace to minimize the ground impedance and keep the parasitic inductance low. The
input and output capacitors should have a good ground connection and be placed as close to the IC as possible. The
feedback trace in the adjustable version should be away from other noisy traces.
The 14 Ld HTSSOP package uses the copper area on the PCB as a heat-sink. The EPAD of this package must be
soldered to the copper plane (GND plane) for effective heat dissipation. Figure 12 shows a curve for JA of the package
for different copper area sizes.
38
JA (°C/W)
36
34
32
30
28
26
0
10 20 30 40 50 60 70 80 90 100 110 120 130 140 150 160
EPAD-MOUNT COPPER LAND AREA ON PCB, mm2
FIGURE 12. JA vs EPAD-MOUNT COPPER LAND AREA ON PCB
Document Revision History
The table lists the revision history for this document.
Date
Version
February 2014
February 2014
09619
1.0
Changes
Initial release.
Altera Corporation
EY1603 40V, Low Quiescent Current, 150mA Linear Regulator
March 14, 2014
Rev A
Page 10
Package Outline Drawing
M14.173B
14 LEAD HEAT-SINK THIN SHRINK SMALL OUTLINE PACKAGE (HTSSOP)
Rev 1, 1/10
A
1
3
3.10 ±0.10
5.00 ±0.10
8
14
SEE
DETAIL "X"
6.40
PIN #1
I.D. MARK
4.40 ±0.10
2
3.00 ±0.10
3
0.20 C B A
1
7
B
0.65
EXPOSED THERMAL PAD
0.15 +0.05/-0.06
BOTTOM VIEW
END VIEW
TOP VIEW
1.00 REF
H
0.05
C
1.20 MAX
SEATING
PLANE
0.25 +0.05/-0.06
0.10 C
0.10
0.90 +0.15/-0.10
GAUGE
PLANE
5
0.25
CBA
0°-8°
0.05 MIN
0.15 MAX
SIDE VIEW
0.60 ±0.15
DETAIL "X"
(3.10)
(1.45)
NOTES:
1. Dimension does not include mold flash, protrusions or gate burrs.
(5.65)
(3.00)
Mold flash, protrusions or gate burrs shall not exceed 0.15 per side.
2. Dimension does not include interlead flash or protrusion. Interlead
flash or protrusion shall not exceed 0.25 per side.
3. Dimensions are measured at datum plane H.
4. Dimensioning and tolerancing per ASME Y14.5M-1994.
5. Dimension does not include dambar protrusion.
Allowable protrusion shall be 0.80mm total in excess of dimension at
maximum material condition.
(0.65 TYP)
(0.35 TYP)
TYPICAL RECOMMENDED LAND PATTERN
Minimum space between protrusion and adjacent lead is 0.07mm.
6. Dimension in ( ) are for reference only.
7. Conforms to JEDEC MO-153, variation ABT-1.
EY1603 40V, Low Quiescent Current, 150mA Linear Regulator
09619
February 2014
March 14, 2014
Altera Corporation
Rev A
Similar pages