IRF IRS2092 Protected digital audio amplifier Datasheet

September 2007
IRS2092
PROTECTED DIGITAL AUDIO AMPLIFIER
Features
•
•
•
•
•
•
•
•
•
Integrated analog input Class D audio amplifier
driver in a small 16 pin package
Floating inputs enable easy half bridge
implementation
Programmable bidirectional over-current
protection with self-reset function
Programmable preset deadtime for improved
THD performances
Start and stop click noise reduction
High noise immunity
±100 V ratings deliver up to 500 W in output
power
Operates up to 800 kHz
RoHS compliant
Product Summary
VOFFSET (max)
Io+
Io -
Gate driver
Selectable Deadtime
OC protection delay (max)
DC offset
PWM frequency
Error amplifier open loop gain
THD+N* (1kHz, 50W, 4Ω)
Residual Noise*
(AES-17 Filter)
± 100 V
1.0 A
1.2 A
25/40/65/105 ns
500 ns
<20 mV
~800 kHz
>60 dB
0.01 %
200 µVrms
* measured with recommended circuit
Typical Applications
•
•
•
•
Package Options
Home theater systems
Mini component stereo systems
Powered speaker systems
General purpose audio power amplifiers
SOIC16N
PDIP16
Typical Connection Diagram
IRS2092
INPUT
+B
1
VAA
CSH
16
2
GND
VB
15
3
IN-
HO
14
4
COMP
VS
13
5
CSD
VCC
12
6
VSS
LO
11
7
VREF
COM
10
8
OCSET
DT
9
Speaker
Vcc
12V
-B
www.irf.com
© 2007 International Rectifier
IRS2092
Table of Contents
Page
Description
3
Simplified Block Diagram
4
Typical Application Diagram
4
Qualification Information
5
Absolute Maximum Ratings
6
Recommended Operating Conditions
7
Electrical Characteristics
8
Waveform Definitions
10
Functional Block Diagram
11
Input/Output Pin Equivalent Circuit Diagram
12
Lead Definitions
13
Lead Assignments
13
Package Details
14
Tape and Reel Details
16
Part Marking Information
17
Ordering Information
18
www.irf.com
© 2007 International Rectifier
2
IRS2092
Description
The IRS2092 is a high voltage, high performance Class D audio amplifier driver with PWM modulator and protection.
In conjunction with two external MOSFET and a few external components, a complete Class D audio amplifier with
protection can be realized.
International Rectifier’s proprietary noise isolation technology allows high current gate drive stage and high speed
low noise error amplifier reside on a single small silicon die.
Open elements of PWM modulator section allow flexible PWM topology implementation.
www.irf.com
© 2007 International Rectifier
3
IRS2092
Simplified Block Diagram
1 kΩ
4.7 Ω
Typical Application Diagram
Refer to IRAUDAMP5 reference design for details.
www.irf.com
© 2007 International Rectifier
4
IRS2092
Qualification Information†
Qualification Level
Moisture Sensitivity Level
Machine Model
ESD
Human Body Model
Charged Device Model
IC Latch-Up Test
RoHS Compliant
Industrial††
(per JEDEC JESD 47E)
Comments: This IC has passed JEDEC’s Industrial
qualification. IR’s Consumer qualification level is granted
by extension of the higher Industrial level.
SOIC16N
MSL3†††
(per IPC/JEDEC J-STD-020C)
DIP16
Class B
(per JEDEC standard JESD22-A114D)
Class 2
(per EIA/JEDEC standard EIA/JESD22-A115-A)
Class IV
(per JEDEC standard JESD22-C101C)
Class I, Level A
(per JESD78A)
Yes
†
††
Qualification standards can be found at International Rectifier’s web site http://www.irf.com/
Higher qualification ratings may be available should the user have such requirements. Please contact your
International Rectifier sales representative for further information.
††† Higher MSL ratings may be available for the specific package types listed here. Please contact your
International Rectifier sales representative for further information.
www.irf.com
© 2007 International Rectifier
5
IRS2092
Absolute Maximum Ratings
Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All
voltage parameters are absolute voltages referenced to COM; all currents are defined positive into any lead.
The Thermal Resistance and Power Dissipation ratings are measured under board mounted and still air
conditions.
Symbol
VB
VS
VHO
VCSH
VCC
VLO
VAA
Definition
High side floating supply voltage
High side floating supply voltage (Note2)
High side floating output voltage
CSH pin input voltage
Low side fixed supply voltage (Note2)
Low side output voltage
Floating input positive supply voltage (Note2)
VSS
Floating input negative supply voltage (Note2)
VGND
Floating input supply ground voltage
IINVCSD
VCOMP
VDT
VOCSET
IAAZ
ISSZ
ICCZ
IBSZ
IOREF
dVS/dt
dVSS/dt
Inverting input current (Note1)
SD pin input voltage
COMP pin input voltage
DT pin input voltage
OCSET pin input voltage
Floating input positive supply zener clamp current (Note2)
Floating input negative supply zener clamp current (Note2)
Low side supply zener clamp current (Note3)
Floating supply zener clamp current (Note3)
Reference output current
Allowable Vs voltage slew rate
Allowable Vss voltage slew rate (Note3)
SOIC16N
Maximum power dissipation @ TA ≤ +25°C
DIP16
SOIC16N
Thermal resistance, Junction to ambient
DIP16
Junction Temperature
Storage Temperature
Lead temperature (soldering, 10 seconds)
Pd
RthJA
TJ
TS
TL
Min
-0.3
VB -20
VS -0.3
VS -0.3
-0.3
-0.3
(See IAAZ)
-1
(See ISSZ)
VSS -0.3
(See ISSZ)
--VSS -0.3
VSS -0.3
-0.3
-0.3
-------------------------55
---
Max
220
VB +0.3
VB +0.3
VB +0.3
20
Vcc+0.3
210
Units
V
GND +0.3
VAA +0.3
(See IAAZ)
±3
VAA +0.3
VAA +0.3
VCC +0.3
VCC+0.3
20
20
10
10
5
50
50
1.0
1.6
115
75
150
150
300
mA
V
mA
V/ns
V/ms
W
°C/W
Note1:
IN- contains clamping diode to GND.
Note2:
VDD – IN+, GND -VSS, VCC-COM and VB-VS contain internal shunt zener diodes. Please note that the
voltage ratings of these can be limited by the clamping current.
Note3:
For the rising and falling edges of step signal of 10 V. VSS=15 V to 200 V.
www.irf.com
°C
°C
°C
© 2007 International Rectifier
6
IRS2092
Recommended Operating Conditions
For proper operation, the device should be used within the recommended conditions below. The Vs and COM offset ratings
are tested with supplies biased at VAA-VSS=10 V, VCC=12 V and VB-VS=12 V. All voltage parameters are absolute voltages
referenced to COM; all currents are defined positive into any lead.
Symbol
VB
VS
IAAZ
ISSZ
VSS
VHO
VCC
VLO
VGND
VINVCSD
VCOMP
CCOMP
VDT
IOREF
VOCSET
VCSH
dVss/dt
IPW
fSW
TA
Definition
High side floating supply absolute voltage
High side floating supply offset voltage
Floating input positive supply zener clamp current
Floating input negative supply zener clamp current
Floating input supply absolute voltage
High side floating output voltage
Low side fixed supply voltage
Low side output voltage
GND pin input voltage
Inverting input voltage
CSD pin input voltage
COMP pin input voltage
COMP pin phase compensation capacitor to GND
DT pin input voltage
Reference output current to COM (Note 2)
OCSET pin input voltage
CSH pin input voltage
Allowable Vss voltage slew rate upon power-up (Note4)
Input pulse width
Switching Frequency
Ambient Temperature
Min.
VS +10
1
1
0
Vs
10
0
Max.
VS +18
200
11
11
200
VB
18
VCC
VSS (Note 3)
VGND -0.5
VSS
VSS
1
0
0.3
0.5
Vs
10 (Note 5)
-40
VAA (Note 3)
VGND +0.5
VAA
VAA
VCC
0.8
5
VB
50
800
125
(Note 1)
Units
V
mA
V
nF
V
mA
V
V/ms
ns
kHz
°C
Note 1: Logic operational for Vs equal to –5 V to +200 V. Logic state held for Vs equal to –5 V to –VBS.
Note 2: Nominal voltage for VREF is 5.1 V. IOREF of 0.3 – 0.8 mA dictates total external resistor value on VREF to be 6.3 kΩ to
16.7 kΩ.
Note 3: GND input voltage is limited by IAAZ and ISSZ.
Note 4: VSS ramps up from 0 V to 200 V.
Note 5: Output logic status may not respond correctly if input pulse width is smaller than the minimum pulse width.
www.irf.com
© 2007 International Rectifier
7
IRS2092
Electrical Characteristics
VCC,VBS= 12 V, VSS=VS=COM=0 V, VAA=10 V, CL=1 nF and TA=25 °C unless otherwise specified.
Definition
Symbol
Min
Typ
Max
8.4
8.2
19.6
8.9
8.7
0.2
20.4
9.4
9.2
3
21.6
8.0
7.8
19.6
8.5
8.3
0.2
20.4
9.0
8.8
1
50
21.6
8.2
8.7
9.2
7.7
8.2
8.7
-
0.5
-
-
0.5
2
-
8
11
-
8
11
-
-
50
6.0
7.0
8.0
Units
Test Conditions
Low Side Supply
UVCC+
UVCCUVCCHYS
IQCC
VCLAMPL
Vcc supply UVLO positive threshold
Vcc supply UVLO negative threshold
UVCC hysteresis
Low side quiescent current
Low side zener diode clamp voltage
V
mA
V
VDT=VCC
ICC=5 mA
High Side Floating Supply
UVBS+
UVBSUVBSHYS
IQBS
ILKH
VCLAMPH
High side well UVLO positive threshold
High side well UVLO negative threshold
UVBS hysteresis
High side quiescent current
High to Low side leakage current
High side zener diode clamp voltage
V
mA
µA
V
VB=VS =200 V
IBS=5 mA
Floating Input Supply
UVAA+
UVAAUVAAHYS
IQAA0
IQAA1
IQAA2
ILKM
VA+, VA- floating supply UVLO positive
threshold from VSS
VA+, VA- floating supply UVLO negative
threshold from VSS
UVAA hysteresis
Floating Input positive quiescent supply
current
Floating Input positive quiescent supply
current
Floating Input positive quiescent supply
current
Floating input side to Low side leakage
current
VCLAMPM+
VAA floating supply zener diode clamp
voltage, positive, with respect to GND
VCLAMPM-
VSS floating supply zener diode clamp
voltage, negative, with respect to GND
V
mA
µA
V
-8.0
-7.0
-6.0
-15
-
0
-
15
40
mV
nA
VSS =0 V, GND pin
floating
VSS =0 V, GND pin
floating
VSS =0 V, GND pin
floating
VAA=10 V, VSS =0 V,
VCSD =VSS
VAA=10 V, VSS =0 V,
VCSD =VAA
VAA=10 V, VSS =0 V,
VCSD =GND
VAA=VSS=VGND=
100 V
IAA=5 mA, ISS=5 mA,
VGND=0 V,
VCSD =VSS
IAA=5 mA, ISS=5 mA,
VGND=0 V,
VCSD =VSS
Audio Input (VGND=0, VAA=5V, VSS=-5V)
VOS
IBIN
Input offset voltage
Input bias current
BW
Small signal bandwidth
-
9
-
MHz
CCOMP=2 nF,
Rf=3.3 kΩ
VCOMP
gm
GV
OTA Output voltage
OTA transconductance
OTA gain
VAA-1
60
100
-
VSS+1
-
V
mS
dB
VIN-=10 mV
VNrms
OTA input noise voltage
-
250
-
mVrms
Slew rate
Common-mode rejection ratio
Supply voltage rejection ratio
-
±5
60
65
-
V/us
0.7
(VAA-VSS)/2
1.0
1.3
V
MHz
SR
CMRR
PSRR
BW=20 kHz,
Resolution
BW=22 Hz
Fig.5
CCOMP=1 nF
dB
PWM comparator
VthPWM
fOTA
PWM comparator threshold in COMP
COMP pin star-up local oscillation
www.irf.com
VCSD =GND
© 2007 International Rectifier
8
IRS2092
frequency
Protection
VREF
Reference output voltage
4.8
5.1
5.4
VthOCL
Low side OC threshold in Vs
1.1
1.2
1.3
VthOCH
Vth1
Vth2
ICSD+
ICSD-
High side OC threshold in VCSH
CSD pin shutdown release threshold
CSD pin self reset threshold
CSD pin discharge current
CSD pin charge current
Shutdown propagation delay from VCSD >
VSS + VthOCH to Shutdown
Propagation delay time from VCSH >
VthOCH to Shutdown
Propagation delay time from Vs> VthOCL
to Shutdown
1.1+ Vs
0.62xVDD
0.26xVDD
70
70
1.2+ Vs
0.70xVDD
0.30xVDD
100
100
1.3+ Vs
0.78xVDD
0.34xVDD
130
130
-
-
250
-
-
500
-
-
500
-
1.0
1.2
-
-
-
0.1
-
-
1.4
-
360
-
VDT = VCC
-
335
-
VDT = VCC
-
20
15
50
35
15
25
35
tSD
tOCH
tOCL
V
IOREF =0.5 mA
OCSET=1.2 V,
Fig.6
Vs=200 V,
µA
VCSD = VSS +5 V
VCSD = VSS +5 V
ns
Fig.3
Fig.4
Gate Driver
Io+
IoVOL
VOH
ton
toff
tr
tf
DT1
DT2
DT3
DT4
VDT1
VDT2
VDT3
Output high short circuit current (Source)
Output low short circuit current (Sink)
Low level out put voltage
LO – COM, HO - VS
High level out put voltage
VCC – LO, VB - HO
High and low side turn-on propagation
delay
High and low side turn-off propagation
delay
Turn-on rise time
Turn-off fall time
Deadtime: LO turn-off to HO turn-on
(DTLO-HO) & HO turn-off to LO turn-on
(DTHO-LO)
Deadtime: LO turn-off to HO turn-on
(DTLO-HO) & HO turn-off to LO turn-on
(DTHO-LO)
Deadtime: LO turn-off to HO turn-on
(DTLO-HO) & HO turn-off to LO turn-on
(DTHO-LO)
Deadtime: LO turn-off to HO turn-on
(DTLO-HO) & HO turn-off to LO turn-on
(DTHO-LO)VDT= VDT4
DT mode select threshold 2
DT mode select threshold 3
DT mode select threshold 4
A
A
Vo=0 V, PW<10 µs
Vo=12 V, PW<10 µs
V
Io=0 A
VDT>VDT1,
ns
25
40
55
VDT1>VDT> VDT2,
50
65
85
VDT2>VDT> VDT3,
85
105
135
VDT3>VDT> VDT4,
0.51xVcc
0.32xVcc
0.21xVcc
0.57xVcc
0.36xVcc
0.23xVcc
0.63xVcc
0.40xVcc
0.25xVcc
www.irf.com
V
© 2007 International Rectifier
9
IRS2092
Waveform Definitions
Vth1
CSD
90%
HO/LO
tSD
Figure 1: Switching Time Waveform Definitions
VS
Figure 2: CSD to Shutdown Waveform Definitions
VthOCH
CSH
VthOCL
VS
90%
90%
LO
HO
tOCL
tOCH
Figure 3: VS > VthOCL to Shutdown Waveform
Figure 4: VCSH > VthOCH to Shutdown Waveform
Figure 5: OTA input noise voltage mesurent circuit
www.irf.com
© 2007 International Rectifier
10
IRS2092
Functional Block Diagram: IRS2092
FLOATING INPUT
CLICK NOISE
ELLIMINATION
VAA
`
IN-
VAA+VSS
2
OTA
GND
CSH
UV
DETECT
VB
UV
HIGH
SIDE
CS
`
Q
COMP
HO
PWM MODULATOR
HV
LEVEL
SHIFT
COMP
HV
LEVEL
SHIFT
UV
DETECT
FLOATING HIGH SIDE
5V REG
VS
HV
LEVEL
SHIFT
VCC
UV
DETECT
VSS
DEAD TIME
CSD
LO
SD DT
CHARGE/
DISCHARGE
HV
LEVEL
SHIFT
PROTECTION
CONTROL
COM
HV
LEVEL
SHIFT
VREF
LOW SIDE CS
OCSET
DT
www.irf.com
© 2007 International Rectifier
11
IRS2092
Input/Output Pin Equivalent Circuit Diagrams: IRS2092
VB
ESD
Diode
20 V
Clamp
HO
ESD
Diode
VS
200 V
V CC
VCC
ESD
Diode
20 V
Clamp
LO
ESD
Diode
COM
VAA
VCC
ESD
Diode
ESD
Diode
DT, VREF
or
OCSET
COMP
or CSD
ESD
Diode
ESD
Diode
COM
VSS
www.irf.com
© 2007 International Rectifier
12
IRS2092
Lead Definitions: IRS2092
Pin #
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Symbol
VAA
GND
INCOMP
CSD
VSS
VREF
OCSET
DT
COM
LO
VCC
VS
HO
VB
CSH
Description
Floating input positive supply
Floating input supply return
Analog inverting input
Phase compensation input, comparator input
Shutdown timing capacitor
Floating input negative supply
5V reference voltage to program OCSET pin
Low side over current threshold setting
Deadtime program input
Low side supply return
Low side output
Low side supply
High side floating supply return
High side output
High side floating supply
High side over current sensing input
Lead Assignments
1
16
CSH
GND
2
15
VB
IN-
3
14
HO
COMP
4
13
VS
CSD
5
12
VCC
VSS
6
11
LO
VREF
7
10
COM
OCSET
8
9
DT
IRS2092
VAA
PDIP16 and SOIC16N
www.irf.com
© 2007 International Rectifier
13
IRS2092
Package Details: PDIP16
www.irf.com
© 2007 International Rectifier
14
IRS2092
Package Details: SOIC16N
www.irf.com
© 2007 International Rectifier
15
IRS2092
Tape and Reel Details: SOIC16N
LOADED TAPE FEED DIRECTION
A
A
B
H
D
F
C
NOTE : CONTROLLING
DIMENSION IN MM
E
G
CARRIER TAPE DIMENSION FOR 16SOICN
Metric
Imperial
Code
Min
Max
Min
Max
A
7.90
8.10
0.311
0.318
B
3.90
4.10
0.153
0.161
C
15.70
16.30
0.618
0.641
D
7.40
7.60
0.291
0.299
E
6.40
6.60
0.252
0.260
F
10.20
10.40
0.402
0.409
G
1.50
n/a
0.059
n/a
H
1.50
1.60
0.059
0.062
F
D
C
B
A
E
G
H
REEL DIMENSIONS FOR 16SOICN
Metric
Imperial
Code
Min
Max
Min
Max
A
329.60
330.25
12.976
13.001
B
20.95
21.45
0.824
0.844
C
12.80
13.20
0.503
0.519
D
1.95
2.45
0.767
0.096
E
98.00
102.00
3.858
4.015
F
n/a
22.40
n/a
0.881
G
18.50
21.10
0.728
0.830
H
16.40
18.40
0.645
0.724
www.irf.com
© 2007 International Rectifier
16
IRS2092
Part Marking Information
www.irf.com
© 2007 International Rectifier
17
IRS2092
Ordering Information
Standard Pack
Base Part Number
Package Type
PDIP16
IRS2092
SOIC16N
Complete Part Number
Form
Quantity
Tube/Bulk
25
IRS2092PBF
Tube/Bulk
45
IRS2092SPBF
Tape and Reel
2500
IRS2092STRPBF
The information provided in this document is believed to be accurate and reliable. However, International Rectifier assumes no responsibility for
the consequences of the use of this information. International Rectifier assumes no responsibility for any infringement of patents or of other
rights of third parties which may result from the use of this information. No license is granted by implication or otherwise under any patent or
patent rights of International Rectifier. The specifications mentioned in this document are subject to change without notice. This document
supersedes and replaces all information previously supplied.
For technical support, please contact IR’s Technical Assistance Center
http://www.irf.com/technical-info/
WORLD HEADQUARTERS:
233 Kansas St., El Segundo, California 90245
Tel: (310) 252-7105
www.irf.com
© 2007 International Rectifier
18
Similar pages