LAPIS Semiconductor ML9209-xx FEDL9209-01 Issue Date: Oct. 20, 2004 Vacuum fluorescent display tube controller driver GENERAL DESCRIPTION The ML9209-xx is an alphanumeric type vacuum fluorescent display (VFD) tube controller driver IC which can display alphanumeric characters, symbols, and bar charts. Vacuum fluorescent display tube drive signals are generated by serial data sent from a micro-controller. A display system is easily realized by internal ROM and RAM for character display. -01 is available as a general-purpose code. Custom codes are provided on customer’s request. FEATURES Logic power supply and vacuum fluorescent display tube driving power supply (VDD) : 3.3 V10% or 5.0 V10% Vacuum fluorescent display tube driving power supply (VFL) : VDD – 20 V to VDD – 42 V VFD driver output current (VFD driver output can be connected directly to the VFD tube. No pull-down resistor is required.) • Segment driver (SEG1–16) : –6 mA (VFL = VDD – 42 V) • Segment driver (AD1, 2) : –15 mA (VFL = VDD – 42 V) • Grid driver (COM1–16) : –30 mA (VFL = VDD – 42 V) Content of display • CGROM : 16 segments 240 types (character data) • CGRAM : 16 segments 16 types (character data) • ADRAM : 16 (display digit) 2 bits (symbol data) • DCRAM : 16 (display digit) 8 bits (register for character data display) Display control function • Display digits : 1 to 16 digits • Display duty (brightness adjustment) : 16 stages • All display lights ON/OFF Four interfaces with microcontroller: DA, CS, CP, RESET Instruction executable with 1 byte (excluding data write for each RAM) Built-in oscillation circuit (resistor & capacitor connected externally) Package options: 44-pin plastic QFP (QFP44-P-910-0.80-2K) (ML9209-xxGA) 1/29 FEDL9209-01 LAPIS Semiconductor ML9209-xx BLOCK DIAGRAM VDD GND VFL DCRAM 16w 8b CGRAM 16w 16b RESET DA CP CS 8 bit Shift Register SEG1 CGROM 240w16b ADRAM 16w 2b Segment Driver SEG16 AD1 AD Driver AD2 Address Selector Command Decoder Write Address Counter Read Address Counter Control Circuit Digit Control Duty Control OSC0 Timing Timing Generator 1 Generator 2 COM1 Grid Driver COM16 Oscillator 2/29 FEDL9209-01 LAPIS Semiconductor ML9209-xx SEG10 SEG9 SEG8 SEG7 37 36 34 35 SEG11 38 40 SEG12 39 VFL 42 SEG14 41 SEG13 44 SEG16 43 SEG15 PIN CONFIGURATION (TOP VIEW) COM1 1 33 SEG6 COM2 2 32 SEG5 COM3 3 31 SEG4 COM4 4 30 SEG3 COM5 5 29 SEG2 COM6 6 28 SEG1 COM7 7 27 AD2 COM8 8 26 AD1 COM9 9 25 VDD COM10 10 24 DA COM11 23 CP CS 22 RESET 21 GND 20 VFL 17 VDD 18 OSC0 19 COM16 16 COM14 14 COM15 15 COM13 13 COM12 12 11 44-Pin Plastic QFP 3/29 FEDL9209-01 LAPIS Semiconductor ML9209-xx PIN DESCRIPTION Pin 28–38, 40–44 1–16 Symbol Type Connects to Description SEG1–16 O VFD tube anode electrode VFD tube anode electrode drive output. Directly connected to the VFD tube and no pull-down resistor is required. IOH > –6 mA VFD tube COM1–16 O grid electrode VFD tube grid electrode drive output. Directly connected to the VFD tube and no pull-down resistor is required. IOH > –30 mA O VFD tube anode electrode VFD tube anode electrode drive output. Directly connected to the VFD tube and no pull-down resistor is required. IOH > –15 mA 26, 27 AD1–2 18, 25 VDD 20 GND — 17,39 Power supply VFL The voltage supply between VDD and GND is for the power supply for the internal logic. The voltage supply between VDD and VFL is for the power supply for driving the VFD tube. Apply power to VDD first, then to VFL. Serial data input pin (positive logic). 24 DA I Microcontroller 23 CP I Microcontroller Shift clock input pin. Serial data is shifted in on a rising edge of CP. 22 CS I Microcontroller Chip select input pin. Serial data transfer is disabled when CS pin is “H” level. 21 RESET l Microcontroller Data is input from the LSB. Reset input. Setting this pin to “Low” initializes all the functions. Initial status is as follows. • Address of each RAM ...............Address “00”H • Data of each RAM.....................Content is undefined • Display digit...............................16 digits • Brightness adjustment...............0/16 • All display lights ON or OFF......OFF mode • All outputs .................................Low level Pin for RC oscillation. Resistors and capacitors are connected externally and constants vary depending on the VDD voltage used. The target oscillation frequency is 2MHz. 19 OSC0 I/O C1, R1 OSC0 (RC oscillator circuit) C1 R1 *Refer to the Application Circuit. 4/29 FEDL9209-01 LAPIS Semiconductor ML9209-xx ABSOLUTE MAXIMUM RATINGS Parameter Symbol Condition Rating Unit VDD VFL VlN PD — — — Ta 25C –0.3 to +6.5 VDD – 45 –0.3 to VDD+0.3 541 V V V mW TSTG — –55 to +150 C lO1 lO2 IO3 COM1–16 AD1–2 SEG1–16 –40 to 0.0 –20 to 0.0 –10 to 0.0 mA mA mA Supply Voltage (1) Supply Voltage (2) Input Voltage Power Dissipation Storage Temperature Output Current RECOMMENDED OPERATING CONDITIONS-1 When the unit power supply voltage is 5.0 V (typ.) Parameter Symbol Supply Voltage (1) Supply Voltage (2) High Level Input Voltage Low Level Input Voltage CP frequency Self-oscillation frequency VDD VFL VIH VIL fC fOSC Frame Frequency fFR Operating Temperature Top Condition — — All input pins except OSC0 All input pins except OSC0 — R1 = 8.2 k5%, C1 = 82 pF5% DIGIT = 1 to16, R1 = 8.2 k5%, C1 = 82 pF5% — Min. Typ. Max. Unit 4.5 VDD –42 0.7 VDD — — 1.4 5.0 — — — — 2.0 5.5 VDD–20 — 0.3 VDD 2.0 2.6 V V V V MHz MHz 170 244 318 Hz –40 — 85 C Min. Typ. Max. Unit 3.0 VDD–42 0.8 VDD — — 1.4 3.3 — — — — 2.0 3.6 VDD–20 — 0.2 VDD 2.0 2.6 V V V V MHz MHz 170 244 318 Hz –40 — 85 C RECOMMENDED OPERATING CONDITIONS-2 When the unit power supply voltage is 3.3 V (typ.) Parameter Symbol Supply Voltage (1) Supply Voltage (2) High Level Input Voltage Low Level Input Voltage CP frequency Self-oscillation frequency VDD VFL VIH VIL fC fOSC Frame Frequency fFR Operating Temperature Top Condition — — All input pins except OSC0 All input pins except OSC0 — R1 = 6.8 k5%, C1 = 82 pF5% DIGIT = 1 to 16, R1 = 6.8 k5%, C1 = 82 pF5% — 5/29 FEDL9209-01 LAPIS Semiconductor ML9209-xx ELECTRICAL CHARACTERISTICS DC Characteristics-1 (VDD = 5.0 V10%, VFL = VDD – 42 V, Ta = –40 to +85C, unless otherwise specified) Parameter Symbol High Level Input Voltage VIH Low Level Input Voltage VIL High Level Input Current IIH Low Level Input Current IIL High Level Output Voltage Low Level Output Voltage Applied pin CS, CP, DA, RESET CS, CP, DA, RESET CS, CP, DA, RESET CS, CP, DA, RESET Condition Min. Max. Unit — 0.7 VDD — V — — 0.3 VDD V VIH = VDD –1.0 1.0 A VIL = 0.0 V –1.0 1.0 A VOH1 COM1–16 IOH1 = –30 mA VDD – 1.5 — V VOH2 AD1–2 IOH2 = –15 mA VDD – 1.5 — V VOH3 SEG1–16 IOH3 = –6 mA VDD – 1.5 — V VOL1 COM1–16 AD1–2 SEG1–16 — — VFL + 1.0 V — 4 mA — 3 mA IDD1 Supply Current VDD IDD2 fOSC = 2 MHz, no load Duty = 15/16 Digit =1–16 All output lights ON Duty = 0/16 Digit = 1–8 All output lights OFF 6/29 FEDL9209-01 LAPIS Semiconductor ML9209-xx DC Characteristics-2 (VDD = 3.3 V10%, VFL = VDD – 42 V, Ta = –40 to +85C, unless otherwise specified) Parameter Symbol High Level Input Voltage VIH Low Level Input Voltage VIL High Level Input Current IIH Low Level Input Current IIL High Level Output Voltage Low Level Output Voltage Applied pin CS, CP, DA, RESET CS, CP, DA, RESET CS, CP, DA, RESET CS, CP, DA, RESET COM1–16 AD1–2 VOH3 VOL1 VOH1 VOH2 Condition Min. Max. Unit — 0.8 VDD — V — — 0.2 VDD V VIH = VDD –1.0 1.0 A VIL = 0.0 V –1.0 1.0 A IOH1 = –30 mA IOH2 = –15 mA VDD – 1.5 VDD – 1.5 — — V V SEG1–16 IOH3 = –6 mA VDD – 1.5 — V COM1–16 AD1–2 SEG1–16 — — VFL + 1.0 V — 3 mA — 2 mA IDD1 Supply Current VDD IDD2 fOSC = 2 MHz, no load Duty = 15/16 Digit =1–16 All output lights ON Duty = 0/16 Digit = 1–8 All output lights OFF 7/29 FEDL9209-01 LAPIS Semiconductor ML9209-xx AC Characteristics-1 (VDD = 5.0 V10%, VFL = VDD – 42 V, Ta = –40 to +85C, unless otherwise specified) Parameter CP Frequency Symbol Condition Min. Max. Unit fC — — 2.0 MHz CP Pulse Width tCW — 250 — ns DA Setup Time tDS — 250 — ns DA Hold Time tDH — 250 — ns CS Setup Time tCSS — 250 — ns CS Hold Time tCSH R1 = 8.2 k5%, C1 = 82 pF5% 16 — s CS Wait Time tCSW — 250 — ns Data Processing Time tDOFF R1 = 8.2 k5%, C1 = 82 pF5% 8 — s RESET Pulse Width tWRES — 250 — ns RESET Time tRSON — 250 — ns DA Wait Time tRSOFF — All Driver Output Slew Rate tR tF tR = 20 to 80% tF = 80 to 20% Cl = 100 pF 250 — ns — — 2.0 2.0 s s AC Characteristics-2 (VDD = 3.3 V10%, VFL = VDD – 42 V, Ta = –40 to +85C, unless otherwise specified) Parameter CP Frequency Symbol Condition Min. Max. Unit fC — — 2.0 MHz CP Pulse Width tCW — 250 — ns DA Setup Time tDS — 250 — ns DA Hold Time tDH — 250 — ns CS Setup Time tCSS — 250 — ns CS Hold Time tCSH R1 = 6.8 k5%, C1 = 82 pF5% 16 — s CS Wait Time tCSW — 250 — ns Data Processing Time tDOFF R1 = 6.8 k5%, C1 = 82 pF5% 8 — s RESET Pulse Width tWRES — 250 — ns RESET Execution Time tRSON — 250 — ns DA Wait Time tRSOFF — All Driver Output Slew Rate tR tF Cl = 100 pF tR = 20 to 80% tF = 80 to 20% 250 — ns — — 2.0 2.0 s s 8/29 FEDL9209-01 LAPIS Semiconductor ML9209-xx TIMING DIAGRAMS 1) Data Input Timing Symbol VDD = 3.3 V 10% VDD = 5.0 V 10% VIH VIL 0.8 VDD 0.2 VDD 0.7 VDD 0.3 VDD tCSS tCSW CS tCSH fC tDOFF CP tDS DA tCW tCW VIL VIH VIL tDH VALID VALID VIH VIH VIL VALID VALID 2) Data Input Timing VDD 0.8 VDD 0.0 V tRSON RESET tWRES tRSOFF VIH 0.5 VDD VIL VIH VIL DA 3) Output Timing All driver outputs tR tF 0.8 VDD 0.2 VFL 9/29 FEDL9209-01 LAPIS Semiconductor ML9209-xx 4) Digit Output Timing (16-Digit, 15/16-Duty) T=8 1 fOSC COM1 COM2 COM3 COM4 COM5 COM6 COM7 COM8 COM9 COM10 COM11 COM12 COM13 COM14 COM15 COM16 AD1-2 SEG1-16 Frame cycle t1 = 1024T (fosc = 2.0 MHz, t1= 4.096 ms) Display timing t2 = 60T (fosc = 2.0 MHz, t2 = 240 s) (fosc = 2.0 MHz, t3 = 16 s) Blank timing t3 = 4T VDD VFL VDD VFL 10/29 FEDL9209-01 LAPIS Semiconductor ML9209-xx FUNCTIONAL DESCRIPTION Command List Command 1 DCRAM data write 2 CGRAM data write 3 ADRAM data write 5 6 Display duty set Number of digits set All display lights ON/OFF Others (test mode) 7 First byte LSB X X X X 0 1 2 3 D0 D1 D2 D3 K0 K1 K2 K3 L H * * Second byte MSB LSB B0 B1 B2 B3 B4 B5 B6 B7 B0 X0 X1 X2 X3 1 0 0 0 C0 C0 X0 X1 X2 X3 0 1 0 0 C8 B1 B2 C1 C2 C1 C2 B4 C4 C4 MSB B5 C5 C5 B6 C6 C6 B7 C7 C7 2nd byte C9 C10 C11 C12 C13 C14 C15 3rd byte 1 1 0 0 C0 C1 1 0 0 1 1 1 0 0 * 1 1 1 0 Xn Cn Dn Kn H L B3 C3 C3 * * * * * * : Don’t care : Address setting for each RAM : Character code setting for each RAM : Display duty setting : Setting of the number of display digits : All display lights ON setting : All display lights OFF setting When data is written to RAM (DCRAM, CGRAM, and ADRAM) continuously, addresses are internally incremented automatically. Therefore it is not necessary to specify the 1st byte to write RAM data for the 2nd and subsequent bytes. Note: The test mode is used for inspection before shipment. It is not a user function. Positional Relationship Between SEGn and ADn (one digit) C13 SEG14 C5 SEG6 C2 SEG3 C10 SEG11 C12 SEG13 C6 SEG7 C14 SEG15 C9 SEG10 C11 SEG12 C3 SEG4 C15 SEG16 C1 SEG2 C8 SEG9 C7 SEG8 C0 SEG1 C4 SEG5 C0–7: Corresponds to the 2nd byte of the CGRAM data write command. C8–15: Corresponds to the 3rd byte of the CGRAM data write command. 11/29 FEDL9209-01 LAPIS Semiconductor ML9209-xx Data Transfer Method and Command Write Method Display control command and data are written by an 8-bit serial transfer. Write timing is shown in the figure below. Setting the CS pin to “Low” level enables a data transfer. Data is 8 bits and is sequentially input into the DA pin from LSB (LSB first). As shown in the figure below, data is read by the shift register at the rising edge of the shift clock, which is input into the CP pin. If 8-bit data is input, internal load signals are automatically generated and data is written to each register and RAM. Therefore it is not necessary to input load signals from the outside. Setting the CS pin to “High” disables data transfer. Data input from the point when the CS pin changes from “High” to “Low” is recognized in 8-bit units. tDOFF CS tCSH CP DA When data is written to DCRAM(*1) B0 B1 B2 B3 B4 B5 B6 B7 B0 B1 B2 B3 B4 B5 B6 B7 B0 B1 B2 B3 B4 B5 B6 B7 LSB LSB LSB 1st byte MSB Command and address data 2nd byte MSB Character code data 3rd byte MSB Character code data of the next address *1 When data is written to RAM (DCRAM, CGRAM, ADRAM) continuously, addresses are internally incremented automatically. Therefore it is not necessary to specify the 1st byte to write RAM data for the 2nd and subsequent bytes. Reset Function Reset is executed when the RESET pin is set to “L”, (when turning power on, for example) and initializes all functions. Initial status is as follows. • • • • • • • Address of each RAM .......................Address 00H Data of each RAM ............................All contents are undefined. Number of display digits ...................16 digits Brightness adjustment .......................0/16 All display lights ON or OFF ............OFF mode Segment output..................................All segment outputs go “Low.” AD output..........................................All AD outputs go “Low.” Be sure to execute the reset operation when turning power on and set again according to “Setting Flowchart” after reset. 12/29 FEDL9209-01 LAPIS Semiconductor ML9209-xx Description of Commands and Functions 1. “DCRAM data write” command (Specifies the address of DCRAM and writes the character code of CGROM and CGRAM.) DCRAM (Data Control RAM) has a 4-bit address to store character codes of CGROM and CGRAM. A character code specified by DCRAM is converted to an alphanumeric character pattern via CGROM or CGRAM. The DCRAM can store 16 characters worth of character codes. [Command format] 1st byte (1st) 2nd byte (2nd) LSB MSB B0 B1 B2 B3 B4 B5 B6 B7 X0 X1 X2 X3 1 0 0 0 : Setup and DCRAM address in the write mode of DCRAM data are specified. LSB MSB B0 B1 B2 B3 B4 B5 B6 B7 C0 C1 C2 C3 C4 C5 C6 C7 (Example: Specify DCRAM address 0H.) : Specify character code of CGROM and CGRAM. (It is written into DCRAM address 00H.) To specify the character code of CGROM and CGRAM to the next address continuously, specify only character code as follows. Since the address of DCRAM is automatically incremented, address specification is unnecessary. LSB MSB B0 B1 B2 B3 B4 B5 B6 B7 2nd byte C0 C1 C2 C3 C4 C5 C6 C7 : (3rd) LSB MSB B0 B1 B2 B3 B4 B5 B6 B7 2nd byte C0 C1 C2 C3 C4 C5 C6 C7 : (4th) Specify character code of CGROM and CGRAM. (It is written into DCRAM address 1H.) Specify character code of CGROM and CGRAM. (It is written into DCRAM address 2H.) LSB MSB B0 B1 B2 B3 B4 B5 B6 B7 2nd byte C0 C1 C2 C3 C4 C5 C6 C7 : (17th) LSB MSB B0 B1 B2 B3 B4 B5 B6 B7 2nd byte C0 C1 C2 C3 C4 C5 C6 C7 : (18th) Specify character code of CGROM and CGRAM. (It is written into DCRAM address FH.) Specify character code of CGROM and CGRAM. (It is rewritten into DCRAM address 0H.) X0 (LSB) to X3 (MSB): DCRAM address (4 bits: 16 characters worth) C0 (LSB) to C7 (MSB): Character code of CGROM and CGRAM (8 bits: 256 characters worth) 13/29 FEDL9209-01 LAPIS Semiconductor ML9209-xx [Relationship between DCRAM addresses setup and COM positions] HEX X0 X1 X2 X3 COM position HEX X0 X1 X2 X3 COM position 0 1 2 3 4 5 6 7 0 1 0 1 0 1 0 1 0 0 1 1 0 0 1 1 0 0 0 1 1 1 1 1 0 0 0 0 0 0 0 0 COM1 COM2 COM3 COM4 COM5 COM6 COM7 COM8 8 9 A B C D E F 0 1 0 1 0 1 0 1 0 0 1 1 0 0 1 1 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 COM9 COM10 COM11 COM12 COM13 COM14 COM15 COM16 14/29 FEDL9209-01 LAPIS Semiconductor ML9209-xx 2. “CGRAM data write” command (Specifies the address of CGRAM and writes character pattern data.) CGRAM (Character Generator RAM) has a 4-bit address to store alphanumeric character patterns. A character pattern stored in CGRAM can be displayed by specifying the character code (address) by DCRAM. The addresses of CGRAM are assigned to 00H to 0FH (All the other addresses are the CGROM addresses). The CGRAM can store 16 types of character patterns. [Command format] LSB MSB B0 B1 B2 B3 B4 B5 B6 B7 1st byte X0 X1 X2 X3 (1st) : Setup and CGRAM address in the write-in mode of CGRAM data are specified. LSB MSB (Example: Specify CGRAM address 00H.) B0 B1 B2 B3 B4 B5 B6 B7 2nd byte C0 C1 C2 C3 C4 C5 C6 C7 : Specify 1st-column data. (2nd) (It is written into CGRAM address 00H.) 0 1 0 0 LSB MSB B0 B1 B2 B3 B4 B5 B6 B7 3rd byte C8 C9 C10C11 C12 C13 C14C15 : Specify 2nd-column data. (3rd) (It is written into CGRAM address 00H.) To specify character pattern data continuously to the next address, specify only character pattern data as follows. Since the address of CGRAM is automatically incremented, address specification is unnecessary. Data from the 2nd to 6th byte (character pattern) is regarded as one data item taken together, so 250 ns is sufficient for tDOFF time between bytes. LSB MSB B0 B1 B2 B3 B4 B5 B6 B7 2nd byte C0 C1 C2 C3 C4 C5 C6 C7 : Specify 1st-column data. (4th) (It is written into CGRAM address 01H.) LSB MSB B0 B1 B2 B3 B4 B5 B6 B7 3rd byte C8 C9 C10 C11 C12 C13 C14C15 : Specify 2nd-column data. (5th) (It is written into CGRAM address 01H.) X0 (LSB) to X3 (MSB): CGRAM address (4 bits: 16 characters worth) C0 (LSB) to C15 (MSB): Character data of CGRAM (16 bits: 16 outputs per digit) 15/29 FEDL9209-01 LAPIS Semiconductor ML9209-xx [Positional relationship between CGRAM addresses setup and CGROM addresses] HEX X0 X1 X2 X3 0 1 2 3 4 5 6 7 0 1 0 1 0 1 0 1 0 0 1 1 0 0 1 1 0 0 0 1 1 1 1 1 0 0 0 0 0 0 0 0 CGROM address RAM00 RAM01 RAM02 RAM03 RAM04 RAM05 RAM06 RAM07 HEX X0 X1 X2 X3 8 9 A B C D E F 0 1 0 1 0 1 0 1 0 0 1 1 0 0 1 1 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 CGROM address RAM08 RAM09 RAM0A RAM0B RAM0C RAM0D RAM0E RAM0F Refer to the ROM Code Tables attached later in this document. C1 SEG2 C15 SEG16 C9 SEG10 C5 SEG6 C11 SEG12 C3 SEG4 C13 SEG14 C10 SEG11 C12 SEG13 C6 SEG7 C14 SEG15 C2 SEG3 C0 SEG1 C8 SEG9 C7 SEG8 Positional Relationship Between CGROM and CGRAM outputs C4 SEG5 C0–7: Corresponds to the 2nd byte of the CGRAM data write command. C8–15: Corresponds to the 3rd byte of the CGRAM data write commnad. *On CGROM A CGROM (Character Generator ROM) has an 8-bit address to generate alphanumeric type matrix character patterns. It has a capacity of 240 x 16 bits and can store 240 types of character patterns. 16/29 FEDL9209-01 LAPIS Semiconductor ML9209-xx 3. “ADRAM data write” command (Specifies the address of ADRAM and writes symbol data) ADRAM (Additional Data RAM) has a 2-bit address to store symbol data. Symbol data specified by ADRAM is directly output without CGROM and CGRAM. (The ADRAM can store two types of symbol patterns for each digit.) The terminal to which the contents of ADRAM are output can be used as a cursor. [Command format] LSB MSB B0 B1 B2 B3 B4 B5 B6 B7 1st byte : Setup and DCRAM address in the write-in mode of X0 X1 X2 X3 1 1 0 0 (1st) DCRAM data are specified. LSB MSB (Example: Specify ADRAM address 0H.) B0 B1 B2 B3 B4 B5 B6 B7 2nd byte : Specify symbol data. C0 C1 * * * * * * (2nd) (Example: Specify ADRAM address 0H.) To specify symbol data continuously to the next address, specify only symbol data as follows. Since the address of ADRAM is automatically incremented, address specification is unnecessary. LSB B0 B1 B2 B3 B4 B5 B6 2nd byte C0 C1 * * * * * (3rd) LSB B0 B1 B2 B3 B4 B5 B6 2nd byte C0 C1 * * * * * (4th) MSB B7 LSB B0 B1 B2 B3 B4 B5 B6 2nd byte C0 C1 * * * * * (17th) LSB B0 B1 B2 B3 B4 B5 B6 2nd byte C0 C1 * * * * * (18th) MSB B7 * MSB B7 * * MSB B7 * : Specify symbol data. (It is written into ADRAM address 1H.) : Specify symbol data. (It is written into ADRAM address 2H.) : Specify symbol data. (It is written into ADRAM address FH.) : Specify symbol data. (It is rewritten into ADRAM address 0H.) X0 (LSB) to X3 (MSB) : ADRAM address (4 bits: 16 characters worth) C0 (LSB) to C1 (MSB) : Symbol data (2 bits: 2 symbols per digit) * : Don’t care 17/29 FEDL9209-01 LAPIS Semiconductor ML9209-xx [Relationship between ADRAM addresses setup and COM positions] HEX X0 X1 X2 X3 COM positions HEX X0 X1 X2 X3 COM positions 0 1 2 3 4 5 6 7 0 1 0 1 0 1 0 1 0 0 1 1 0 0 1 1 0 0 0 1 1 1 1 1 0 0 0 0 0 0 0 0 COM1 COM2 COM3 COM4 COM5 COM6 COM7 COM8 8 9 A B C D E F 0 1 0 1 0 1 0 1 0 0 1 1 0 0 1 1 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 COM9 COM10 COM11 COM12 COM13 COM14 COM15 COM16 18/29 FEDL9209-01 LAPIS Semiconductor ML9209-xx 5. “Display duty set” command (Writes display duty value into the duty cycle register.) For display duty, brightness can be adjusted in 16 stages using 4-bit data. When power is turned on or when the RESET signal is input, the duty cycle register value is “0”. execute this command before turning the display on, then set a desired duty value. Always [Command format] 1st byte LSB MSB B0 B1 B2 B3 B4 B5 B6 B7 D0 D1 D2 D3 1 0 1 0 : setup and duty value in display duty specification mode are specified. D0 (LSB) to D3 (MSB) : Display duty data (4 bits: 16 stages worth) [Relation between setup data and controlled COM duty] HEX 0 1 2 3 4 5 6 7 D0 0 1 0 1 0 1 0 1 D1 0 0 1 1 0 0 1 1 D2 0 0 0 0 1 1 1 1 D3 0 0 0 0 0 0 0 0 COM duty 0/16 1/16 2/16 3/16 4/16 5/16 6/16 7/16 HEX 0 1 2 3 4 5 6 7 D0 0 1 0 1 0 1 0 1 D1 0 0 1 1 0 0 1 1 D2 0 0 0 0 1 1 1 1 D3 1 1 1 1 1 1 1 1 COM duty 8/16 9/16 10/16 11/16 12/16 13/16 14/16 15/16 * The state when power is turned on or when the RESET signal is input. 19/29 FEDL9209-01 LAPIS Semiconductor ML9209-xx 6. “Number of display digits set” command (Writes the number of display digits into the number-of-display-digits register.) For the number of display digits, 1 to 16 digits can be specified using 4-bit data. When power is turned on or when a RESET signal is input, the number-of-display-digits register value is “0”. Always execute this command before turning the display on, then set a desired value. [Command format] LSB MSB B0 B1 B2 B3 B4 B5 B6 B7 1st byte K0 K1 K2 K3 0 1 1 0 : Setup in display digits specification mode and digits value is specified. K0 (LSB) to K3 (MSB) : Data of the number of display digits (4 bits: 16 digits worth) [Relation between data to be set and the number of digits of COM to be controlled] HEX D0 D1 D2 D3 0 0 0 0 1 No. of digits of COM COM1–18 COM1 1 1 0 0 1 COM1–9 COM1–2 COM1–3 COM1–4 COM1–5 COM1–6 COM1–7 2 3 4 5 6 7 0 1 0 1 0 1 1 1 0 0 1 1 0 0 1 1 1 1 1 1 1 1 1 1 COM1–10 COM1–11 COM1–12 COM1–13 COM1–14 COM1–15 HEX D0 D1 D2 D3 0 0 0 0 0 No. of digits of COM COM1–16 1 1 0 0 0 2 3 4 5 6 7 0 1 0 1 0 1 1 1 0 0 1 1 0 0 1 1 1 1 0 0 0 0 0 0 * The state when power is turned on or when the RESET signal is input. 20/29 FEDL9209-01 LAPIS Semiconductor ML9209-xx 7. “All display lights ON” and “All display lights OFF” commands (Turns the entire display ON and OFF, respectively.) All display lights ON is used primarily for display testing. All display lights OFF is primarily used for display blink and to prevent false display upon power-on. [Command format] 1st byte LSB MSB B0 B1 B2 B3 B4 B5 B6 B7 L H * * 1 1 1 0 : Select all display lights ON or OFF and specify their operation. L: All display lights OFF H: All display lights ON * : Don’t Care [Data to be setup and display state of SEG and AD] L H Display state of SEG and AD 0 0 Normal display 1 0 Sets all outputs to Low 0 1 1 1 Sets all outputs to High Sets all outputs to High * The state when power is turned on or when RESET signal is input * Priority is given to the All display lights ON command. 21/29 FEDL9209-01 LAPIS Semiconductor ML9209-xx Setting Flowchart (Power applying included) Apply VDD Apply VFL All display lights OFF * Status of all outputs by RESET signal input Setup of the number display digits Setup of display duty * Select a RAM to be used. CGRAM data write mode (including address setting) DCRAM data write mode (including address setting) Address is incremented automatically Address is incremented automatically Address is incremented automatically CGRAM character code DCRAM character code NO DCRAM character code write ended? ADRAM data write mode (including address setting) NO YES ADRAM character code CGRAM character code write ended? NO YES YES ADRAM character code write ended? YES Another RAM to be set? NO Release all display lights OFF mode * Display operation active End of Setting Power-off Flowchart Display operation active Turn off VFL Turn off VDD 22/29 FEDL9209-01 LAPIS Semiconductor ML9209-xx NOTE ON APPLYING POWER To prevent the IC from malfunctioning, turn on the logic power supply first, and then turn on the driver power supply when applying power. Also, for power-off, turn off the driver power supply first, then turn off the logic power supply. 5V or 3.3V VDD 2.0s max. 2.0s max. VFL VDD – 42V 23/29 FEDL9209-01 LAPIS Semiconductor ML9209-xx APPLICATION CIRCUIT Heater transformer Alphanumeric fluorescent display tubes ANODE ANODE GRID (SEGMENT) (SEGMENT) (DIGIT) VDD 2 VDD VDD C2 VDD AD1-2 Microcontroller Output port C4 RESET CS CP DA GND 16 16 SEG1-16 COM1-16 ML9209-01 GND VFL VDD OSC0 R1 VFL R2 GND C3 C1 GND ZD Notes: 1. The VDD voltage depends on the power supply voltage of the microcontroller used. constants R1 and C1 to the power supply voltage used. 2. The VFLvoltage depends on the vacuum fluorescent display tube used. and ZD to the voltage used. Adjust the value of the Adjust the value of the constants R2 Reference data Shown below is a chart showing the VFL voltage vs. output current of each driver. Care must be taken that the entire power consumption will not exceed the power dissipation. –30 COM1–COM16 (Condition: VOH = VDD – 1.5 V) Output Current (mA) –25 –20 –15 AD1–AD2 –10 (Condition: VOH = VDD – 1.5 V) SEG1–SEG16 –5 0 –17 (Condition: VOH = VDD – 1.5 V) –22 –27 –32 –37 –42 (V) VFL Voltage (VDD – n) VFL Voltage vs. Output Current of Each Driver 24/29 FEDL9209-01 LAPIS Semiconductor ML9209-xx ML9209-01 ROM CODE *ROM CODE_A is the character set for SEGA1 to SEGA16. *00000000b(00h) to 00001111b(0Fh) are the CGRAM_A addresses MSB LSB 0000 0000 RAM 0001 RAM 0010 RAM 0011 RAM 0100 RAM 0101 RAM 0110 RAM 0111 RAM 1000 RAM 1001 RAM 1010 RAM 1011 RAM 1100 RAM 1101 RAM 1110 RAM 1111 RAM 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111 25/29 FEDL9209-01 LAPIS Semiconductor ML9209-xx 16 Segment design MSB 0000 0001 14 Segment design 0010 0011 0100 0101 0110 0111 0001 0010 7 Segment design 0011 0100 0111 LSB 0000 RAM 0001 RAM 0010 RAM 0011 RAM 0100 RAM 0101 RAM 0110 RAM 0111 RAM 1000 RAM 1001 RAM 1010 RAM 1011 RAM 1100 RAM 1101 RAM 1110 RAM 1111 RAM SEG6 SEG5 16 Segment SEG6 14 Segment SEG3 SEG7 SEG5 SEG12 SEG2 SEG6 SEG3 SEG8 SEG3 SEG9 SEG11 SEG4 SEG14 SEG1 SEG10 SEG13 SEG12 SEG16 SEG15 SEG7 SEG14 SEG11 SEG13 SEG7 SEG15 SEG10 SEG4 SEG16 SEG1 SEG2 SEG9 SEG8 SEG1 SEG4 7 Segment 26/29 FEDL9209-01 LAPIS Semiconductor ML9209-xx PACKAGE DIMENSIONS (Unit: mm) QFP44-P-910-0.80-2K 5 Package material Lead frame material Pin treatment Package weight (g) Rev. No./Last Revised Epoxy resin 42 alloy Sn/Pb 0.41 TYP. 5/Nov. 20, 2002 Notes for Mounting the Surface Mount Type Package The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact ROHM’s responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times). 27/29 FEDL9209-01 LAPIS Semiconductor ML9209-xx REVISION HISTORY Document No. FEDL9209-01 Date Oct. 20, 2004 Page Previous Current Edition Edition Description Final edition 1 28/29 FEDL9209-01 LAPIS Semiconductor ML9209-xx NOTICE No copying or reproduction of this document, in part or in whole, is permitted without the consent of LAPIS Semiconductor Co., Ltd. The content specified herein is subject to change for improvement without notice. The content specified herein is for the purpose of introducing LAPIS Semiconductor's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from LAPIS Semiconductor upon request. Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production. Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, LAPIS Semiconductor shall bear no responsibility for such damage. The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. LAPIS Semiconductor does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by LAPIS Semiconductor and other parties. LAPIS Semiconductor shall bear no responsibility whatsoever for any dispute arising from the use of such technical information. The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices). The Products specified in this document are not designed to be radiation tolerant. While LAPIS Semiconductor always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons. Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. LAPIS Semiconductor shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual. The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). LAPIS Semiconductor shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing. If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law. Copyright 2004 - 2011 LAPIS Semiconductor Co., Ltd. 29/29