Linear LTC1411CG Single supply 14-bit 2.5msps adc Datasheet

LTC1411
Single Supply
14-Bit 2.5Msps ADC
U
FEATURES
■
■
■
■
■
■
■
■
■
■
■
DESCRIPTIO
The LTC ®1411 is a 2.5Msps sampling 14-bit A/D converter in a 36-pin SSOP package, which typically dissipates only 195mW from a single 5V supply. This device
comes complete with a high bandwidth sample-andhold, a precision reference, programmable input ranges
and an internally trimmed clock. The ADC can be powered
down with either the Nap or Sleep mode for low power
applications.
Sample Rate: 2.5Msps
80dB S/(N + D) and 90dB THD at 100kHz fIN
Single 5V Operation
No Pipeline Delay
Programmable Input Ranges
Low Power Dissipation: 195mW (Typ)
True Differential Inputs Reject Common Mode Noise
Out-of-Range Indicator
Internal or External Reference
Sleep (1µA) and Nap (2mA) Shutdown Modes
36-Pin SSOP Package
The LTC1411 converts either differential or single-ended
inputs and presents data in 2’s complement format.
Maximum DC specs include ±2LSB INL and 14-bit no
missing code over temperature. Outstanding dynamic
performance includes 80dB S/(N + D) and 90dB THD at
100kHz input frequency.
U
APPLICATIO S
■
■
■
■
■
■
Telecommunications
High Speed Data Acquisition
Digital Signal Processing
Multiplexed Data Acquisition Systems
Spectrum Analysis
Imaging Systems
The LTC1411 has four programmable input ranges selected by two digital input pins, PGA0 and PGA1. This
provides input spans of ±1.8V, ±1.27V, ±0.9V and ±0.64V.
An out-of-the-range signal together with the D13 (MSB)
will indicate whether a signal is over or under the ADC’s
input range. A simple conversion start input and a data
ready signal ease connections to FIFOs, DSPs and microprocessors.
, LTC and LT are registered trademarks of Linear Technology Corporation.
W
BLOCK DIAGRA
10
2
3
30
OVDD
AIN–
REFOUT
D13
2.5V
BANDGAP
REFERENCE
+
14-BIT
ADC
–
REFIN
5k
14
OUTPUT
DRIVERS
INTERNAL
CLOCK
BUSY
OTR
6
12
•
•
•
D0
2k
REFCOM1
REFCOM2
S/(N + D) and Effective Bits
vs Input Frequency
29
OGND 28
5k
5
DVP
25
86
14
80
13
74
12
68
11
62
10
56
50
44
38
27
32
26
26
EFFECTIVE BITS
4
AVP
S/(N + D) (dB)
1
AIN+
20
X1.62/
X1.15
14
CONTROL LOGIC
10
100
1000
INPUT FREQUENCY (kHz)
10000
1411 TA02
7, 8, 9
AGND
11
AVM
36
SLP
35
NAP
34
PGA0
33
PGA1
32
CONVST
31
DGND
1411 BD
1411f
1
LTC1411
W W
W
AXI U
U
ABSOLUTE
RATI GS
U
U
W
PACKAGE/ORDER I FOR ATIO
AVP = DVP = OVDD = VDD (Notes 1, 2)
Supply Voltage (VDD) ................................................. 6V
Analog Input Voltage (Note 3) ... – 0.3V to (VDD + 0.3V)
Digital Input Voltage (Note 4) .................. – 0.3V to 10V
Digital Output Voltage ............... – 0.3V to (VDD + 0.3V)
Power Dissipation .............................................. 500mW
Operating Temperature Range
LTC1411C ............................................... 0°C to 70°C
LTC1411I ............................................ – 40°C to 85°C
Storage Temperature Range ................. – 65°C to 150°C
Lead Temperature (Soldering, 10 sec).................. 300°C
ORDER PART
NUMBER
TOP VIEW
AIN+
AIN–
1
36 SLP
2
35 NAP
REFOUT
3
34 PGA0
REFIN
4
33 PGA1
REFCOM1
5
32 CONVST
REFCOM2
6
31 DGND
AGND1
7
30 DVP
AGND2
8
AGND3
9
29 OVDD
28 OGND
AVP 10
27 BUSY
AVM 11
26 OTR
D13 (MSB) 12
25 D0
D12 13
24 D1
D11 14
23 D2
D10 15
22 D3
D9 16
21 D4
D8 17
20 D5
D7 18
19 D6
LTC1411CG
LTC1411IG
G PACKAGE
36-LEAD PLASTIC SSOP
TJMAX = 125°C, θJA = 95°C/ W
Consult LTC Marketing for parts specified with wider operating temperature ranges.
U
CO VERTER CHARACTERISTICS
The ● denotes specifications which apply over the full operating
temperature range, otherwise specifications are TA = 25°C. (Notes 5, 6)
PARAMETER
CONDITIONS
Resolution (No Missing Codes)
●
Integral Linearity Error
(Note 7)
Offset Error
(Note 8)
Full-Scale Error
External Reference = 2.5V
Full-Scale Tempco
IOUT(REF) = 0
W U
DY A IC ACCURACY
MIN
TYP
MAX
14
UNITS
Bits
●
±2
LSB
●
±16
±24
LSB
LSB
± 60
LSB
±15
ppm/°C
TA = 25°C (Note 5)
SYMBOL PARAMETER
CONDITIONS
S/(N + D) Signal-to-Noise Plus Distortion Ratio
100kHz Input Signal
500kHz Input Signal
80.0
77.5
dB
dB
THD
Total Harmonic Distortion
100kHz Input Signal, Up to 5th Harmonic
500kHz Input Signal, Up to 5th Harmonic
– 90
– 82
dB
dB
Peak Harmonic or Spurious Noise
100kHz Input Signal
500kHz Input Signal
90
82
dB
dB
Full Linear Bandwidth
S/(N + D) ≥ 74dB
Transition Noise
MIN
TYP
MAX
UNITS
1.0
MHz
0.66
LSBRMS
1411f
2
LTC1411
U
U
A ALOG I PUT
TA = 25°C (Note 5)
SYMBOL PARAMETER
CONDITIONS
VIN
Analog Input Range (Note 9)
(AIN+) – (AIN–), PGA0 = PGA1 = 5V
(AIN+) – (AIN–), PGA0 = 5V, PGA1 = 0V
(AIN+) – (AIN–), PGA0 = 0V, PGA1 = 5V
(AIN+) – (AIN–), PGA0 = PGA1 = 0V
MIN
Common Mode Input Range
AIN+ or AIN–
CIN
Analog Input Capacitance
Between Conversions (Sample Mode)
During Conversions (Hold Mode)
tACQ
Sample-and-Hold Acquisition Time
tAP
Sample-and-Hold Aperture Delay Time
7
ns
tjitter
Sample-and-Hold Aperture Delay Time Jitter
1
psRMS
CMRR
Analog Input Common Mode Rejection Ratio
0
0V < (AIN– = AIN+) < VDD
Input Leakage Current (Pins 1, 2)
U U
U
I TER AL REFERE CE CHARACTERISTICS
PARAMETER
TYP
MAX
UNITS
±1.8
±1.27
±0.9
±0.64
V
V
V
V
VDD
V
10
4
pF
pF
100
ns
62
dB
0.1
µA
TA = 25°C (Note 5)
CONDITIONS
MIN
TYP
MAX
UNITS
VREF Output Voltage
IOUT = 0
2.480
2.500
2.520
VREF Output Tempco
IOUT = 0
±15
ppm/°C
VREF Line Regulation
4.75V ≤ VDD ≤ 5.25V
0.01
LSB/ V
V
VREF Load Regulation
0 ≤ IOUT ≤ 1mA
REFCOM2 Output Voltage
IOUT = 0, PGA0 = PGA1 = 5V
4.05
V
REFIN Input Current
REFIN = External Reference 2.5V
250
µA
2
LSB/mA
U
U
DIGITAL I PUTS A D DIGITAL OUTPUTS
The ● denotes specifications which apply over the full operating temperature range, otherwise specifications are TA = 25°C. (Note 5)
SYMBOL PARAMETER
CONDITIONS
VIH
High Level Input Voltage
VDD = 5.25V
●
VIL
Low Level Input Voltage
VDD = 4.75V
●
IIN
Digital Input Current
VIN = 0V to VDD, Except SLP, NAP (Note 11)
●
CIN
Digital Input Capacitance
VOH
High Level Output Voltage
VOL
Low Level Output Voltage
MIN
VDD = 4.75V, IO = – 10µA
VDD = 4.75V, IO = – 200µA
●
VDD = 4.75V, IO = 160µA
VDD = 4.75V, IO = 1.6mA
●
TYP
MAX
UNITS
2.4
V
0.8
V
±10
µA
2
pF
4.75
V
V
4.0
0.05
0.10
V
V
0.4
ISOURCE
Output Source Current
VOUT = 0V
– 10
mA
ISINK
Output Sink Current
VOUT = VDD
10
mA
U W
POWER REQUIRE E TS
The ● denotes specifications which apply over the full operating temperature range, otherwise specifications are TA = 25°C. (Note 5)
SYMBOL PARAMETER
CONDITIONS
MIN
VDD
Supply Voltage
(Note 9)
4.75
IDD
Supply Current
Nap Mode
Sleep Mode
NAP = 0V (Note 11)
SLP = 0V
Power Dissipation
Nap Mode
Sleep Mode
NAP = 0V
SLP = 0V
PD
TYP
MAX
UNITS
5.25
V
●
39
2
1
65
mA
mA
µA
●
195
10
5
325
mW
mW
µW
1411f
3
LTC1411
WU
TI I G CHARACTERISTICS
The ● denotes specifications which apply over the full operating temperature
range, otherwise specifications are TA = 25°C. (Notes 5) (See Figures 11a, 11b)
SYMBOL
PARAMETER
CONDITIONS
fSAMPLE(MAX)
Maximum Sampling Frequency
(Note 9)
tCONV
Conversion Time
tACQ
Acquisition Time
t0
SLP↑ to CONVST↓ Wake-Up Time
t1
NAP↑ to CONVST↓ Wake-Up Time
t2
CONVST Low Time
(Note 10)
t3
CONVST to BUSY Delay
CL = 25pF
t4
Data Ready After BUSY↑
t5
CONVST High Time
t6
Aperture Delay of Sample-and-Hold
MIN
MAX
250
350
2.5
●
UNITS
MHz
●
10µF Bypass Capacitor at REFCOM2 Pin
ns
100
ns
210
ms
250
ns
20
●
(Note 10)
TYP
ns
12
ns
7
ns
20
●
ns
7
Note 1: Absolute Maximum Ratings are those values beyond which the life
of a device may be impaired.
Note 2: All voltage values are with respect to ground with DGND, OGND,
AVM and AGND wired together unless otherwise noted.
Note 3: When these pin voltages are taken below AGND or above VDD,
they will be clamped by internal diodes. This product can handle input
currents greater than 100mA without latchup.
Note 4: When these pin voltages are taken below AGND, they will be
clamped by internal diodes. This product can handle input currents greater
than 100mA below AGND without latchup. These pins are not clamped to
VDD.
Note 5: VDD = 5V, PGA1 = PGA0 = 5V, fSAMPLE = 2.5MHz at 25°C and
t r = t f = 5ns unless otherwise specified.
Note 6: Linearity, offset and full-scale specifications apply for a singleended AIN+ input with AIN– tied to an external 2.5V reference voltage.
ns
Note 7: Integral nonlinearity is defined as the deviation of a code from a
straight line passing through the actual endpoints of the transfer curve.
The deviation is measured from the center of the quantization band.
Note 8: Bipolar offset is the offset voltage measured from – 0.5LSB
when the output code flickers between 0000 0000 0000 00 and
1111 1111 1111 11.
Note 9: Recommended operating conditions.
Note 10: The falling CONVST edge starts a conversion. If CONVST returns
high at a critical point during the conversion it can create small errors. For
best performance ensure that CONVST returns high within 20ns after
conversion start of after BUSY rises.
Note 11: SLP and NAP have an internal pull-down so the pins will draw
approximately 7µA when tied high and less than 1µA when tied low.
U W
TYPICAL PERFOR A CE CHARACTERISTICS
Signal-to-Noise Ratio
vs Input Frequency
Distortion vs Input Frequency
86
86
80
80
–10
74
74
–20
68
62
56
50
44
0
–30
DISTORTION (dB)
68
62
SNR (dB)
S/(N + D) (dB)
S/(N + D) vs Input Frequency
56
50
44
–40
–50
–60
–70
38
38
32
32
–80
26
26
–90
20
20
–100
14
14
10
100
1000
INPUT FREQUENCY (kHz)
10000
1411 G01
2ND
THD
3RD
–110
10
100
1000
INPUT FREQUENCY (kHz)
10000
1411 G02
10
100
1000
INPUT FREQUENCY (kHz)
10000
1411 G03
1411f
4
LTC1411
U W
TYPICAL PERFOR A CE CHARACTERISTICS
Spurious Free Dynamic Range
vs Input Frequency
S/(N + D) vs Input Frequency
and Amplitude
0
86
–10
80
–20
74
1.0
0dB
0.8
0.6
68
–20dB
62
SINAD (dB)
–40
–50
–60
–70
0.4
56
INL (LSB)
–30
DISTORTION (dB)
Integral Nonlinearity
vs Output Code
50
44
–40dB
38
–80
32
0.2
0
–0.2
–0.4
–0.6
–90
26
–100
20
–0.8
–110
14
–1.0
10
100
1000
INPUT FREQUENCY (kHz)
100
1000
INPUT FREQUENCY (kHz)
10
10000
10000
Differential Nonlinearity
vs Output Code
44
0.6
43
–0.4
40
39
38
37
36
8192
12288
OUTPUT CODE
16384
41.5
39.0
36.5
34.0
35
–50
31.5
–25
25
50
0
TEMPERATURE (°C)
75
1411 G08
4.5
100
4.75
5.0
VDD (V)
Histogram for 4096 Conversions
0
3000
–20
2500
–40
1500
5.5
4096 Points FFT Plot (100kHz)
3500
2000
5.25
1411 G12
1411 G11
AMPLITUDE (dB)
4096
TA = 25°C
44.0
41
–0.8
–1.0
VDD = 5V
42
–0.6
COUNTS
DNL (LSB)
0
–0.2
16384
Supply Current vs Supply Voltage
46.5
SUPPLY CURRENT (mA)
0.8
SUPPLY CURRENT (mA)
45
0.4
8192
12288
OUTPUT CODE
1411 G07
Supply Current vs Temperature
1.0
0.2
4096
1411 G05
1411 G04
0
0
SINAD = 78.8dB
SFDR = 95dB
fSAMPLE = 2.5MHz
fIN = 100kHz
–60
–80
1000
–100
500
–120
–140
0
–1
0
CODE
0
1
1411 G13
250
500
750
1000
INPUT FREQUENCY (kHz)
1250
1411 G14
1411f
5
LTC1411
U W
TYPICAL PERFOR A CE CHARACTERISTICS
Acquisition Time
vs Source Resistance
4096 Points FFT Plot (1MHz)
0
ACQUISITION TIME (µs)
–20
AMPLITUDE (dB)
100
SINAD = 75dB
SFDR = 81dB
fSAMPLE = 2.5MHz
fIN = 1MHz
–40
–60
–80
–100
10
1
0.1
–120
–140
250
0
500
750
1000
1250
FREQUENCY (kHz)
1411 G15
0.01
1
10
1000 10000 100000
100
SOURCE RESISTANCE (Ω)
1411 G16
U
U
U
PI FU CTIO S
AIN+ (Pin 1): Positive Analog Input. The ADC converts the
difference voltage between AIN+ and AIN– with programmable input ranges of ±1.8V, ±1.27V, ±0.9V and ±0.64V
depending on PGA selection. AIN+ has common mode
range between 0V and VDD.
AIN– (Pin 2): Negative Analog Input. This pin can be tied
to the REFOUT pin of the ADC or tied to an external DC
voltage. This voltage is also the bipolar zero for the ADC.
AIN– has common mode range between 0V and VDD.
REFOUT (Pin 3): 2.5V Reference Output. Bypass to AGND1
with a 22µF tantalum capacitor if REFOUT is tied to AIN–.
No capacitor is needed if the external reference is used to
drive AIN–.
REFIN (Pin 4): Reference Buffer Input. This pin can be
tied to REFOUT or to an external reference if more
precision is required.
REFCOM1 (Pin 5): Noise Reduction Pin. Put a 10µF
bypass capacitor at this pin to reduce the noise going into
the reference buffer.
REFCOM2 (Pin 6): 4.05V Reference Compensation Pin.
Bypass to AGND1 with a 10µF tantalum capacitor in
parallel with a 0.1µF ceramic.
AGND (Pins 7 to 9): Analog Ground. AGND1 is the ground
for the reference. AGND2 is the ground for the comparator
and AGND3 is the ground for the remaining analog
circuitry.
AVP (Pin 10): 5V Analog Power Supply. Bypass to AGND
with a 10µF tantalum capacitor.
AVM (Pin 11): Analog and Digital Substrate Pin. Tie this
pin to AGND.
D13 to D0 (Pins 12 to 25): Digital Data Outputs. D13 is the
MSB (Most Significant Bit).
OTR (Pin 26): Out-of-the-Range Pin. This pin can be used
in conjunction with D13 to determine if a signal is less than
or greater than the analog input range. If D13 is low and
OTR is high, the analog input to the ADC exceeds the
maximum voltage of the input range.
BUSY (Pin 27): Busy Output. Converter status pin. It is
low during conversion.
OGND (Pin 28): Digital Ground for Output Drivers (Data
Bits, OTR and BUSY).
OVDD (Pin 29): 3V or 5V Digital Power Supply for Output
Drivers (Data Bits, OTR and BUSY). Bypass to OGND with
a 10µF tantalum capacitor.
1411f
6
LTC1411
U
U
U
PI FU CTIO S
Table 1. Input Spans for LTC1411
DVP (Pin 30): 5V Digital Power Supply Pin. Bypass to
OGND with a 10µF tantalum capacitor.
DGND (Pin 31): Digital Ground.
CONVST (Pin 32): Conversion Start Signal. This active
low signal starts a conversion on its falling edge.
PGA1, PGA0 (Pins 33, 34): Logic Inputs for Programmable Input Range. This ADC has four input ranges (or
four REFCOM2 voltages) controlled by these two pins.
For the logic inputs applied to PGA0 and PGA1, the
following summarizes the gain levels and the analog
input range with AIN– tied to 2.5V.
PGA1
LEVEL
INPUT
SPAN
REFCOM2
VOLTAGE
5V
5V
0dB
±1.8V
4V
5V
0V
– 3dB
±1.28V
2.9V
0V
5V
– 6dB
±0.9V
2V
0V
0V
– 9dB
±0.64V
1.45V
NAP (Pin 35): Nap Input. Driving this pin low will put the
ADC in the Nap mode and will reduce the supply current to
2mA and the internal reference will remain active.
SLP (Pin 36): Sleep Input. Driving this pin low will put the
ADC in the Sleep mode and the ADC draws less than 1µA
of supply current.
W
U
UU
TYPICAL CO
PGA0
ECTIO DIAGRA
5V
+
10
1
2
+
3
30
REFOUT
2.5V
BANDGAP
REFERENCE
+
14-BIT
ADC
–
REFIN
5k
5
OVDD
14
OUTPUT
DRIVERS
INTERNAL
CLOCK
BUSY
OTR
10µF
REFCOM2
+
6
10µF
7, 8, 9
X1.62/
X1.15
AGND
11
+
5V OR 3V
•
•
•
D0
2k
REFCOM1
29
OGND 28
D13
12
5k
+
DVP
AIN–
22µF*
4
AVP
AIN+
25
27
26
CONTROL LOGIC
AVM
36
SLP
35
NAP
34
PGA0
33
PGA1
32
CONVST
31
DGND
1411 TA01
*A 22µF CAPACITOR IS NEEDED IF REFOUT IS USED TO DRIVE AIN–
1411f
7
LTC1411
TEST CIRCUITS
Load Circuits for Access Timing
Load Circuits for Output Float Delay
5V
5V
1k
1k
DN
DN
DN
1k
DN
1k
CL
CL
(A) VOH TO Hi-Z
(B) Hi-Z TO VOL AND VOH TO VOL
(A) Hi-Z TO VOH AND VOL TO VOH
CL
CL
(B) VOL TO Hi-Z
1411 TC02
1411 TC01
U
W
U U
APPLICATIO S I FOR ATIO
CONVERSION DETAILS
The LTC1411 uses a successive approximation algorithm
and an internal sample-and-hold circuit to convert an
analog signal to a 14-bit parallel output. The ADC is
complete with a precision reference, internal clock and a
programmable input range. The device is easy to interface
with microprocessors and DSPs. (Please refer to the
Digital Interface section for the data format.)
Conversions are started by a falling edge on the CONVST
input. Once a conversion cycle has begun, it cannot be
restarted. Between conversions, the ADC acquires the
analog input in preparation for the next conversion. In the
acquire phase, a minimum time of 100ns will provide
enough time for the sample-and-hold capacitors to acquire the analog signal.
10
1
2
AIN+
AIN
AVP
30
DVP
OVDD
–
OGND 28
D13
+
14-BIT
ADC
–
14
OUTPUT
DRIVERS
INTERNAL
CLOCK
D0
OTR
CONTROL LOGIC
SLP
35
NAP
34
PGA0
33
PGA1
32
CONVST
31
12
25
27
26
DGND
Figure 1. Simplified Block Diagram
DYNAMIC PERFORMANCE
The LTC1411 has excellent high speed sampling capability. FFT (Fast Fourier Transform) test techniques are used
to test the ADC’s frequency response, distortion and noise
at the rated throughput. By applying a low distortion sine
wave and analyzing the digital output using an FFT algorithm, the ADC’s spectral content can be examined for
frequencies outside the fundamental. Figure 2a shows a
typical LTC1411 FFT plot.
Signal-to-Noise
•
•
•
BUSY
36
29
During the conversion, the internal differential 14-bit
capacitive DAC output is sequenced by the SAR from the
most significant bit (MSB) to the least significant bit
(LSB). The input is successively compared with the binary
weighted charges supplied by the differential capacitive
DAC. Bit decisions are made by a high speed comparator.
At the end of a conversion, the DAC output balances the
analog input (AIN+ – AIN–). The SAR contents (a 14-bit
data word) which represents the difference of AIN+ and
AIN– are loaded into the 14-bit output latches.
1411 F01
The signal-to-(noise + distortion) ratio [S/N + D)] is the
ratio between the RMS amplitude of the fundamental input
frequency to the RMS amplitude of all other frequency
components at the A/D output. The output is band limited
to frequencies from the above DC and below half the
sampling frequency. Figure 2a shows a typical spectral
content with a 2.5MHz sampling rate and a 100kHz input.
The dynamic performance holds well to higher input
frequencies (see Figure 2b).
1411f
8
LTC1411
U
W
U U
APPLICATIO S I FOR ATIO
0
SINAD = 78.8dB
SFDR = 95dB
fSAMPLE = 2.5MHz
fIN = 100kHz
S/(N + D) (dB)
–40
–60
–80
–100
14
80
13
74
12
68
11
62
10
56
50
44
38
EFFECTIVE BITS
AMPLITUDE (dB)
–20
86
32
–120
26
–140
14
20
0
250
500
750
1000
INPUT FREQUENCY (kHz)
1250
10
100
1000
INPUT FREQUENCY (kHz)
1411 TA02
1411 G14
Figure 2a. LTC1411 Nonaveraged, 4096 Point FFT,
Input Frequency = 100kHz
Figure 3. Effective Bits and Signal/(Noise + Distortion)
vs Input Frequency
0
0
SINAD = 75dB
SFDR = 81dB
fSAMPLE = 2.5MHz
fIN = 1MHz
–20
–10
–20
–30
–40
DISTORTION (dB)
AMPLITUDE (dB)
10000
–60
–80
–40
–50
–60
–70
–80
–100
2ND
THD
–90
–120
3RD
–100
–110
–140
0
250
500
750
1000
1250
FREQUENCY (kHz)
10
100
1000
INPUT FREQUENCY (kHz)
1411 G03
1411 G15
Figure 2b. LTC1411 4096 Point FFT,
Input Frequency = 1MHz
Effective Number of Bits
The effective number of bits (ENOBs) is a measurement of
the resolution of an ADC and is directly related to the
S/(N + D) by the equation:
ENOBS = [S/(N + D) – 1.76]/6.02
where S/(N + D) is expressed in dB. At the maximum
sampling rate of 2.5MHz the LTC1411 maintains good
ENOBs up to the Nyquist input frequency of 1.25MHz.
Refer to Figure␣ 3.
Total Harmonic Distortion
10000
Figure 4. Distortion vs Input Frequency
itself. The out-of-band harmonics alias into the frequency
band between DC and half the sampling frequency. THD is
expressed as:
2
2
2
2
V + V3 + V4 + … VN
THD = 20 log 2
V1
where V1 is the RMS amplitude of the fundamental frequency and V2 through VN are the amplitudes of the
second through Nth harmonics. THD vs input frequency is
shown in Figure 4. The LTC1411 has good distortion
performance up to the Nyquist frequency and beyond.
Total harmonic distortion (THD) is the ratio of the RMS
sum of all harmonics of the input signal to the fundamental
1411f
9
LTC1411
U
W
U U
APPLICATIO S I FOR ATIO
100
The peak harmonic or spurious noise is the largest spectral component excluding the input signal and DC. This
value is expressed in dB relative to the RMS value of a fullscale input signal.
Full-Power and Full-Linear Bandwidth
The full-power bandwidth is that input frequency at which
the amplitude of the reconstructed fundamental is reduced by 3db for a full-scale input signal.
The full-linear bandwidth is the input frequency at which
the S/(N + D) has dropped to 74dB (12 effective bits). The
LTC1411 has been designed to optimize input bandwidth,
allowing the ADC to undersample input signals with frequencies above the converter’s Nyquist frequency. The
noise floor stays very low at high frequencies; S/(N + D)
becomes dominated by distortion at frequencies far beyond Nyquist.
Driving the Analog Input
The differential analog inputs of the LTC1411 are easy to
drive. The inputs may be driven differentially or as a singleended input (i.e., the AIN– input is tied to a fixed DC voltage
such as the REFOUT pin of the LTC1411 or an external
source). Figure 1 shows a simplified block diagram for the
analog inputs of the LTC1411. The AIN+ and AIN– are
sampled at the same instant. Any unwanted signal that is
common mode to both inputs will be reduced by the
common mode rejection of the sample-and-hold circuit.
The inputs draw only one small current spike while charging the sample-and-hold capacitors at the end of conversion. During conversion, the analog inputs draw only a
small leakage current. If the source impedance of the
driving circuits is low, then the LTC1411 inputs can be
driven directly. More acquisition time should be allowed
for a higher impedance source. Figure 5 shows the acquisition time versus source resistance.
Choosing an Input Amplifier
Choosing an input amplifier is easy if a few requirements
are taken into consideration. First, to limit the magnitude
of the voltage spike seen by the amplifier from charging
ACQUISITION TIME (µs)
Peak Harmonic or Spurious Noise
10
1
0.1
0.01
1
10
1000 10000 100000
100
SOURCE RESISTANCE (Ω)
1411 G16
Figure 5. Acquisition Time vs Source Resistance
the sampling capacitor, choose an amplifier that has a low
output impedance (<100Ω) at the closed-loop bandwidth
frequency. For example, if an amplifier is used in a gain of
1 and has a unity-gain bandwidth of 50MHz, then the
output impedance at 50MHz must be less than 100Ω. The
second requirement is that the closed-loop bandwidth
must be greater than 40MHz to ensure adequate smallsignal settling for full throughput rate. If slower op amps
are used, more settling time can be provided by increasing
the time between conversions.
The best choice for an op amp to drive the LTC1411 will
depend on the application. Generally applications fall into
two categories: AC applications where dynamic specifications are most critical and time domain applications where
DC accuracy and settling time are most critical. The
following list is a summary of the op amps that are suitable
for driving the LTC1411. More detailed information is
available in the Linear Technology Databooks and on the
LinearViewTM CD-ROM.
LT®1227: 140MHz Video Current Feedback Amplifier.
10mA supply current. ±5V to ±15V supplies. Low noise.
Good for AC applications.
LT1395: 400MHz Current Feedback Amplifier. Single 5V
or ±5V supplies. Good for AC applications.
LT1800: 80MHz, 25V/µs Low Power Rail-to-Rail Input and
Output Precision Op Amp. Specified at 3V, 5V and ±5V
supplies. Excellent DC performance.
LinearView is a trademark of Linear Technology Corporation.
1411f
10
LTC1411
U
W
U U
APPLICATIO S I FOR ATIO
LT6203: Dual 100MHz, Low Noise, Low Power Op Amp.
Specified at 3V, 5V and ±5V supplies. 1.9nV/√Hz noise
voltage.
Programmable Input Range
The LTC1411 has two logic input pins (PGA0 and PGA1)
that are used to select one of four analog input ranges.
These input ranges are set by changing the reference
voltage that is applied to the internal DAC of the ADC
(REFCOM2). For the “0dB” setting the internal DAC sees
the full reference voltage of 4V. The analog input range is
0.7V to 4.3V with AIN– = 2.5V. This corresponds to an input
span of ±1.8V with respect to the voltage applied to AIN–
. For the “– 3dB” setting the internal reference is reduced
to 0.707 • 4V = 2.9V. Likewise the input span is reduced
to ±1.28V. The following table lists the input span with
respect to AIN– for the different PGA0 and PGA1 settings.
Table 1. Input Spans for LTC1411
LEVEL
INPUT
SPAN
REFCOM2
VOLTAGE
PGA0
PGA1
5V
5V
0dB
±1.8V
4V
5V
0V
– 3dB
±1.28V
2.9V
0V
5V
– 6dB
±0.9V
2V
0V
0V
– 9dB
±0.64V
1.45V
Internal Reference
The LTC1411 has an on-chip, temperature compensated,
curvature corrected, bandgap reference that is factory
trimmed to 2.500V. If this REFOUT pin is used to drive the
AIN– pin, a 22µF tantalum bypass capacitor is required and
this REFOUT voltage sets the bipolar zero for the ADC.
The REFIN pin is connected to the reference buffer through
a 2k resistor and two PGA switches. The REFIN pin can be
connected to REFOUT directly or to an external reference.
Figure 6 shows the reference and buffer structure for the
LTC1411. The input to the reference buffer is either REFIN
or 1/2 of REFIN depending on the PGA selection. The
REFCOM1 pin bypassed with a 10µF tantalum capacitor
helps reduce the noise going into the buffer. The reference
buffer has a gain of 1.62 or 1.15 (depends on PGA
selection). It is compensated at the REFCOM2 pin with a
10µF tantalum capacitor. The input span of the ADC is set
by the output voltage of this REFCOM2 voltage. For a 2.5V
input at the REFIN pin, the REFCOM2 will have 4V output
for PGA1 = PGA0 = 5V and the ADC will have a span of 3.6V.
REFOUT
22µF**
2.5V
BANDGAP
REFERENCE
REFIN*
When changing from one input span to another, more time
is needed for the REFCOM2 pin to reach the correct level
because the bypass capacitor on the pin needs to be charged
or discharged. Figure 6 shows the recommended capacitors at the REFCOM1 and REFCOM2 pins (10µF each).
When – 6dB or – 9dB is selected, the voltage at REFCOM1
(see Figure 2) must first settle before REFCOM2 reaches
the correct level. The typical delay is about 700ms.
When the REFCOM2 level is changed from 2.9V to 4V
(changing PGA setting from – 3dB to 0dB), the typical delay
is 0.6ms. However, if the voltage at REFCOM2 is changed
from 4V to 2.9V (changing PGA setting from 0dB to – 3dB)
only a 60µA sink current is present to discharge the 10µF
bypass capacitor. In this case, the delay will be 11ms.
5k
2k
5k
REFCOM1
10µF
REFCOM2
X1.62
10µF
1411 F06
*THIS PIN CAN BE TIED TO REFOUT OR AN EXTERNAL SOURCE
**A 22µF CAPACITOR IS NEEDED IF REFOUT IS USED TO DRIVE AIN–
Figure 6. Reference Structure for the LTC1411
for PGA1 = PGA0 = 5V
1411f
11
LTC1411
U
W
U U
APPLICATIO S I FOR ATIO
Figure 7 shows a typical reference, the LT1019A-2.5
connected to the LTC1411. This will provide an improved
drift (equal to the maximum 5ppm/°C of the LT1019A-2.5).
OTR
D13
D13
5V
INPUT RANGE:
0.7V TO 4.3V
U1-A
“1” FOR OVERRANGE
U1-B
“1” FOR UNDERRANGE
U1-A, U1-B = 74HC OR EQUIVALENT
1411 F08
5V
2
VIN
VOUT
LT1019A-2.5
1
2
6
4
3Ω
GND
10µF
LTC1411
AIN+
Figure 8. Overrange and Underrange Logic
AIN–
Table 2. Out-of-the-Range Truth Table
REFIN
AGND
7, 8, 9
1411 F07
4
Figure 7. Supplying a 2.5V Reference Voltage
to the LTC1411 with the LT1019A-2.5
Digital Interface
The ADC has a very simple digital interface with only one
control input, CONVST. A logic low applied to the CONVST
input will initiate a conversion. The ADC presents digital
data in 2’s complement format with bipolar zero set by the
voltage applied to the AIN– pin.
Internal Clock
The internal clock is factory trimmed to achieve a typical
conversion time of 260ns. With the typical acquisition
time of 100ns, a throughput sampling rate of 2.5Msps is
guaranteed.
Out-of-the-Range Signal (OTR)
The LTC1411 has a digital output, OTR, that indicates if an
analog input signal is out of range. The OTR remains
low when the analog input is within the specified range.
Once the analog signal goes to the most negative input
(1000 0000 0000 00) or 64LSB above the specified most
positive input, OTR will go high. By NORing D13 (MSB)
and its complement with OTR, overrange and underrange
can be detected as shown in Figure 8. Table 2 is the truth
table of the out-of-the-range circuit in Figure 8.
Power Shutdown (Sleep and Nap Modes)
The LTC1411 provides two shutdown features that will
save power when the ADC is inactive.
OTR
D13 (MSB)
ANALOG INPUT
0
0
In Range
0
1
In Range
1
0
Overrange
1
1
Underrange
NAP
t1
CONVST
1411 F09
Figure 9. NAP to CONVST Wake-Up Timing
By driving the SLP pin low for Sleep mode, the ADC shuts
down to less than 1µA. After release from the Sleep mode,
the ADC needs 210ms (10µF bypass capacitor on the
REFCOM2 pin) to wake up.
In Nap mode, all the power is off except the internal reference which is still active for the other external circuitry. In
this mode the ADC draws about 2mA instead of 39mA (for
minimum power, the logic inputs must be within 600mV
from the supply rails). The wake-up time from Nap mode
to active state is 250ns as shown in Figure 9.
Board Layout and Bypassing
Wire wrap boards are not recommended for high resolution or high speed A/D converters. To obtain the best
performance from the LTC1411, a printed circuit board
with a ground plane is required. Layout for the printed
circuit board should ensure that the digital and analog
signal lines are separated as much as possible. In particular, care should be taken not to run any digital track
alongside an analog signal track.
1411f
12
LTC1411
U
W
U U
APPLICATIO S I FOR ATIO
3V Input/Output Compatible
An analog ground plane separate from the logic system
ground should be established under and around the ADC.
AGND1, 2, 3 (Pins 7 to 9), AVM (Pin 11), DGND (Pin 31)
and OGND (Pin 28) and all other analog grounds should
be connected to a single analog ground point. The REFOUT,
REFCOM1, REFCOM2 and AVP should bypass to this
analog ground plane (see Figure 10). No other digital
grounds should be connected to this analog ground
plane. Low impedance analog and digital power supply
common returns are essential to low noise operation of
the ADC and the foil width for these tracks should be as
wide as possible.
The LTC1411 operates on a 5V supply, which makes the
device easy to interface to 5V digital systems. This device
can also talk to 3V digital systems: the digital input pins
(CONVST, NAP and SLP) of the LTC1411 recognize 3V or
5V inputs. The LTC1411 has a dedicated output supply pin
(OVDD) that controls the output swings of the digital
output pins (D0 to D13, BUSY and OTR) and allows the
part to talk to either 3V or 5V digital systems. The output
is two’s complement binary.
Figure 12 is the input/output characteristics of the ADC
when AIN– = 2.5V. The code transitions occur midway
between successive integer LSB values (i.e., 0.5LSB,
1.5LSB, 2.5LSB... FS – 1.5LSB). The output code is scaled
such that 1LSB = FS/16384 = 3.6V/16384 = 219.7µV.
Timing and Control
Conversion start is controlled by the CONVST digital input.
The falling edge transition of the CONVST will start a
conversion. Once initiated, it cannot be restarted until the
conversion is complete. Converter status is indicated by
the BUSY output. BUSY is low during a conversion.
Offset and Full-Scale Adjustment
In applications where absolute accuracy is important,
offset and full-scale errors can be adjusted to zero. Offset
error must be adjusted before full-scale error. Figure 13
shows the extra components required for full-scale error
adjustment. Zero offset is achieved by adjusting the
offset applied to the AIN– input. For zero offset error,
apply 2.49989V (i.e., – 0.5LSB) at AIN+ and adjust R2 at
the AIN– input until the output code flickers between 0000
0000 0000 00 and 1111 1111 1111 11. For full-scale
adjustment, an input voltage of 4.29967V (FS – 1.5LSBs)
is applied to AIN+ and R5 is adjusted until the output code
flickers between 0111 1111 1111 10 and 0111 1111
1111 11.
The digital output code is updated at the end of conversion
about 7ns after BUSY rises, i.e., output data is not valid on
the rising edge of BUSY. Valid data can be latched with the
falling edge of BUSY or with the rising edge of CONVST. In
either case, the data latched will be for the previous
conversion results. Figures 11a and 11b are the timing
diagrams for the LTC1411.
1
AIN+
DIGITAL
SYSTEM
LTC1411
ANALOG
INPUT
CIRCUITRY
AIN–
+
–
2
REFOUT REFIN REFCOM1 REFCOM2 AGND1 AGND2 AGND3 AVM AVP DVP OVDD DGND OGND
3
4
5
6
7
8
9
11
10
30
29
31
28
1411 F10
Figure 10. Power Supply Grounding Practice
1411f
13
LTC1411
U
W
U U
APPLICATIO S I FOR ATIO
t CONV
(SAMPLE N)
t2
CONVST
t ACQ
t3
BUSY
t4
DATA (N – 1)
DB13 TO DB0
DATA
DATA (N + 1)
DB13 TO DB0
DATA N
DB13 TO DB0
1411 F11a
Figure 11a. CONVST Starts a Conversion with a Short Active Low Pulse
t5
t5
tCONV
t3
(SAMPLE N)
CONVST
t3
t ACQ
BUSY
t4
DATA N
DB13 TO DB0
DATA (N – 1)
DB13 TO DB0
DATA
DATA (N + 1)
DB13 TO DB0
1411 F11b
Figure 11b. CONVST Starts a Conversion with a Short Active High Pulse
R7
51Ω
011...111
BIPOLAR
ZERO
011...110
OUTPUT CODE
R1
51Ω
5V
000...001
OFFSET
ADJUST
000...000
111...111
R2
10k
111...110
AIN+
AIN–
R3
51k
LTC1411
5V
100...001
1LSB = FS = 3.6V = 219.7µV
16384 16384
100...000
–FS/2
–1 2.5V 1
FS/2 – 1LSB
LSB
LSB
INPUT VOLTAGE (V)
R4
100k
R5
FULL-SCALE
ADJUST 750Ω
R6
100k
REFIN
1411 F13
1411 F12
Figure 12. LTC1411 Bipolar Transfer Characteristics
(2’s Complement)
Figure 13. Offset and Full-Scale Adjustment
1411f
14
LTC1411
U
PACKAGE DESCRIPTIO
G Package
36-Lead Plastic SSOP (5.3mm)
(Reference LTC DWG # 05-08-1640)
12.67 – 12.93*
(.499 – .509)
36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19
7.65 – 7.90
(.301 – .311)
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18
5.20 – 5.38**
(.205 – .212)
1.73 – 1.99
(.068 – .078)
0° – 8°
.13 – .22
(.005 – .009)
.55 – .95
(.022 – .037)
NOTE:
1. CONTROLLING DIMENSION: MILLIMETERS
MILLIMETERS
2. DIMENSIONS ARE IN
(INCHES)
.65
(.0256)
BSC
.25 – .38
(.010 – .015)
.05 – .21
(.002 – .008)
G36 SSOP 0501
3. DRAWING NOT TO SCALE
*DIMENSIONS DO NOT INCLUDE MOLD FLASH. MOLD FLASH
SHALL NOT EXCEED .152mm (.006") PER SIDE
**DIMENSIONS DO NOT INCLUDE INTERLEAD FLASH. INTERLEAD
FLASH SHALL NOT EXCEED .254mm (.010") PER SIDE
1411f
Information furnished by Linear Technology Corporation is believed to be accurate and reliable.
However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.
15
LTC1411
U
TYPICAL APPLICATIO
2.5Msps 14-Bit ADC with Programmable Input Range
5V
+
10
PROGRAMMABLE RANGE
DIFFERENTIAL INPUTS
(±0.64V TO ±1.8V)
1
2
3
4
AIN+
AVP
30
DVP
AIN–
2.5V
BANDGAP
REFERENCE
REFOUT
D13
+
14-BIT
ADC
–
REFIN
14
D0
2k
BUSY
INTERNAL
CLOCK
REFCOM1
OTR
10µF
REFCOM2
+
X1.62/
X1.15
6
10µF
7, 8, 9
+
5V OR 3V
AGND
11
12
•
•
•
OUTPUT
DRIVERS
5k
5
29
OGND 28
5k
+
OVDD
14-BIT
OUTPUT
DATA
25
27
26
CONTROL LOGIC
AVM
36
SLP
35
NAP
34
PGA0
33
PGA1
32
CONVST
31
DGND
1411 TA03
2.5MHz CONVERT INPUT
INPUT RANGE
SELECTION
5V
RELATED PARTS
PART NUMBER
RESOLUTION
SPEED
COMMENTS
16
500ksps
±2.5V Input Range, Pin Compatible with LTC1604
LTC1414
14
2.2Msps
150mW, 81dB SINAD and 95dB SFDR
LTC1419
14
800ksps
150mW, 81.5dB SINAD and 95dB SFDR
LTC1744
14
50Msps
1.5W, Two Modes: 77dB SNR or 90dB SFDR
LTC1420
12
10Msps
5V or ±5V Supply, 71dB SINAD and Input PGA
LTC1412
12
3Msps
150mW, 71dB SINAD and 84dB THD
LTC1402
12
2.2Msps
LTC1405
12
5Msps
LTC1410
12
1.25Msps
150mW, 71.5dB SINAD and 84dB THD
LTC1415
12
1.25Msps
55mW, Single 5V Supply
16-Bit
LTC1608
14-Bit
12-Bit
90mW, Serial Interface, 16-Lead SSOP Package
115mW, 71.3dB S/N+D, 85dB SFDR
1411f
16
Linear Technology Corporation
LT/TP 0902 2K • PRINTED IN USA
1630 McCarthy Blvd., Milpitas, CA 95035-7417
(408) 432-1900 ● FAX: (408) 434-0507
●
www.linear.com
 LINEAR TECHNOLOGY CORPORATION 2001