Renesas HD74LS393 Dual 4-bit binary counter Datasheet

HD74LS393
Dual 4-bit Binary Counters
REJ03D0486–0200
Rev.2.00
Feb.18.2005
This circuit contains eight master-slave flip-flops and additional gating to implement two individual four-bit counters.
The HD74LS393 comprises two independent four-bit binary counters each having a clear and a clock input.
N-bit binary counter can be implemented with each package providing the capability of divide-by-258.
Features
• Ordering Information
Part Name
Package Type
Package Code
(Previous Code)
Package
Abbreviation
Taping Abbreviation
(Quantity)
HD74LS393P
DILP-14 pin
PRDP0014AB-B
(DP-14AV)
P
—
HD74LS393FPEL
SOP-14 pin (JEITA)
PRSP0014DF-B
(FP-14DAV)
FP
EL (2,000 pcs/reel)
PRSP0014DE-A
RP
(FP-14DNV)
Note: Please consult the sales office for the above package availability.
HD74LS393RPEL
SOP-14 pin (JEDEC)
EL (2,500 pcs/reel)
Pin Arrangement
1A
1
1Clear
2
14
VCC
13
2A
12
2Clear
11
2QA
10
2QB
1QB
4
CLR
QA
A
QB
1QC
5
QC
CLR
QA
A
QB
1QD
6
QD
QC
9
2QC
GND
7
QD
8
2QD
1QA
3
Outputs
Outputs
(Top view)
Rev.2.00, Feb.18.2005, page 1 of 6
HD74LS393
Function Table
Count
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
Output
QD
L
L
L
L
L
L
L
L
H
H
H
H
H
H
H
H
QC
L
L
L
L
H
H
H
H
L
L
L
L
H
H
H
H
QB
L
L
H
H
L
L
H
H
L
L
H
H
L
L
H
H
H; high level, L; low level
Block Diagram (1/2)
QA
Input A
QA
T
Clear
QB
QB
T
Outputs
Clear
QC
QC
T
Clear
QD
T
Clear
Input
Rev.2.00, Feb.18.2005, page 2 of 6
Clear
QD
QA
L
H
L
H
L
H
L
H
L
H
L
H
L
H
L
H
HD74LS393
Absolute Maximum Ratings
Item
Symbol
Ratings
Unit
VCC
7
V
Supply voltage
Input voltage
Clear
VIN
7
V
A
VIN
5.5
V
Power dissipation
PT
400
mW
Storage temperature
Tstg
–65 to +150
°C
Operating temperature
Topr
–20 to +75
°C
Note: Voltage value, unless otherwise noted, are with respect to network ground terminal.
Recommended Operating Conditions
Item
Supply voltage
Output current
Symbol
Min
Typ
Max
Unit
VCC
4.75
5.00
5.25
V
IOH
—
—
–400
µA
IOL
—
—
8
mA
Operating temperature
Topr
–20
—
75
°C
Count frequency
A input
ƒcount
0
—
25
MHz
Pulse width
A input high
or low
20
—
—
20
—
—
25↓
—
—
tw
Clear high
Clear setup time
tsu
ns
ns
Electrical Characteristics
(Ta = –20 to +75 °C)
Item
Input voltage
Symbol
VIH
VIL
min.
2.0
—
typ.*
—
—
max.
—
0.8
Unit
V
V
VOH
2.7
—
—
V
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
0.4
0.5
20
100
–0.4
–1.6
0.1
0.2
Output voltage
VOL
Input
current
Clear
Input A
Clear
Input A
Clear
Input A
IIH
IIL
II
V
Condition
VCC = 4.75 V, VIH = 2 V, VIL = 0.8 V,
IOH = –400 µA
IOL = 4 mA VCC = 4.75 V,
IOL = 8 mA VIH = 2 V, VIL = 0.8 V
µA
VCC = 5.25 V, VI = 2.7 V
mA
VCC = 5.25 V, VI = 0.4 V
mA
VI = 7 V
VI = 5.5 V
VCC = 5.25 V
Short-circuit output current
IOS
–20
—
–100
mA
VCC = 5.25 V
Supply current
ICC**
—
15
26
mA
VCC = 5.25 V
Input clamp voltage
VIK
—
—
–1.5
V
VCC = 4.75 V, IIN = –18 mA
Notes: * VCC = 5 V, Ta = 25°C
** ICC is measured with all outputs open, both clear inputs grounded following momentary connection to 4.5 V,
and all other inputs grounded.
Rev.2.00, Feb.18.2005, page 3 of 6
HD74LS393
Switching Characteristics
(VCC = 5 V, Ta = 25°C)
Item
Maximum count frequency
Propagation delay time
Symbol
ƒmax
tPLH
tPHL
tPLH
tPHL
Inputs
A
Outputs
QA
A
QA
A
QD
tPHL
Clear
Any
min.
25
—
—
—
—
—
typ.
35
12
13
40
40
24
max.
—
20
20
60
60
39
Unit
MHz
ns
ns
Condition
CL = 15 pF,
RL = 2 kΩ
ns
Note: Refer to Test Circuit and Waveform of the Common Item "TTL Common Matter (Document No.: REJ27D00050100)".
Rev.2.00, Feb.18.2005, page 4 of 6
HD74LS393
Package Dimensions
JEITA Package Code
P-DIP14-6.3x19.2-2.54
RENESAS Code
PRDP0014AB-B
MASS[Typ.]
0.97g
Previous Code
DP-14AV
D
8
E
14
1
7
b3
Z
A1
A
Reference
Symbol
Nom
e1
7.62
D
19.2
E
6.3
L
A
θ
bp
e
Dimension in Millimeters
Min
e1
A1
0.51
bp
0.40
JEITA Package Code
P-SOP14-5.5x10.06-1.27
RENESAS Code
PRSP0014DF-B
*1
Previous Code
FP-14DAV
D
0.48
0.56
c
0.19
θ
0°
e
2.29
0.25
0.31
2.54
2.79
15°
2.39
L
2.54
MASS[Typ.]
0.23g
NOTE)
1. DIMENSIONS"*1 (Nom)"AND"*2"
DO NOT INCLUDE MOLD FLASH.
2. DIMENSION"*3"DOES NOT
INCLUDE TRIM OFFSET.
F
14
7.4
1.30
Z
( Ni/Pd/Au plating )
20.32
5.06
b3
c
Max
8
c
HE
*2
E
bp
Index mark
Reference
Symbol
Terminal cross section
( Ni/Pd/Au plating )
1
Z
*3
Nom
Max
D
10.06
10.5
E
5.50
A2
7
e
A1
bp
Dimension in Millimeters
Min
x
M
0.00
0.10
0.20
0.34
0.40
0.46
0.15
0.20
0.25
7.80
8.00
A
L1
2.20
bp
b1
c
A
c
A1
θ
y
L
Detail F
1
θ
0°
HE
7.50
e
1.27
x
0.12
y
0.15
1.42
Z
L
L
Rev.2.00, Feb.18.2005, page 5 of 6
8°
0.50
1
0.70
1.15
0.90
HD74LS393
JEITA Package Code
P-SOP14-3.95x8.65-1.27
RENESAS Code
PRSP0014DE-A
*1
MASS[Typ.]
0.13g
Previous Code
FP-14DNV
NOTE)
1. DIMENSIONS"*1 (Nom)"AND"*2"
DO NOT INCLUDE MOLD FLASH.
2. DIMENSION"*3"DOES NOT
INCLUDE TRIM OFFSET.
F
D
14
8
c
*2
Index mark
HE
E
bp
Reference
Symbol
Terminal cross section
( Ni/Pd/Au plating )
Dimension in Millimeters
Min
Nom
Max
D
8.65
9.05
E
3.95
A2
A1
7
1
Z
e
*3
bp
x
M
0.14
A
c
A1
θ
L
Detail F
0.34
0.40
0.46
0.15
0.20
0.25
6.10
6.20
b1
c
y
0.25
1.75
bp
L1
1
θ
0°
HE
5.80
e
8°
1.27
0.25
x
y
0.15
Z
0.635
L
L
Rev.2.00, Feb.18.2005, page 6 of 6
0.10
A
0.40
1
0.60
1.08
1.27
Sales Strategic Planning Div.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Keep safety first in your circuit designs!
1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble
may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits,
(ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.
Notes regarding these materials
1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's
application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data,
diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of
publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is
therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product
information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor
home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to
evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes
no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life
is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a
product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater
use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and
cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
http://www.renesas.com
RENESAS SALES OFFICES
Refer to "http://www.renesas.com/en/network" for the latest and detailed information.
Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501
Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900
Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071
Renesas Technology Taiwan Co., Ltd.
10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999
Renesas Technology (Shanghai) Co., Ltd.
Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952
Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001
© 2005. Renesas Technology Corp., All rights reserved. Printed in Japan.
Colophon .2.0
Similar pages