DAC2904 DAC 290 4 SBAS198B – NOVEMBER 2003 Dual, 14-Bit, 125MSPS DIGITAL-TO-ANALOG CONVERTER FEATURES APPLICATIONS ● 125MSPS UPDATE RATE ● SINGLE SUPPLY: +3.3V or +5V ● HIGH SFDR: 78dB at fOUT = 10MHz ● LOW GLITCH: 2pVs ● LOW POWER: 310mW ● INTERNAL REFERENCE ● POWER-DOWN MODE: 23mW ● COMMUNICATIONS: Base Stations, WLL, WLAN Baseband I/Q Modulation DESCRIPTION The DAC2904 combines high dynamic performance with a high update rate to create a cost-effective solution for a wide variety of waveform-synthesis applications: • Pin compatibility between family members provides 10-bit (DAC2900), 12-bit (DAC2902), and 14-bit (DAC2904) resolution. • Pin compatible to the AD9767 dual DAC. • Gain matching is typically 0.5% of full-scale, and offset matching is specified at 0.02% max. • The DAC2904 utilizes an advanced CMOS process; the segmented architecture minimizes output-glitch energy, and maximizes the dynamic performance. • All digital inputs are +3.3V and +5V logic compatible. The DAC2904 has an internal reference circuit, and allows use in a multiplying configuration. • The DAC2904 is available in a TQFP-48 package, and is specified over the extended industrial temperature range of –40°C to +85°C. ● MEDICAL/TEST INSTRUMENTATION ● ARBITRARY WAVEFORM GENERATORS (ARB) ● DIRECT DIGITAL SYNTHESIS (DDS) The DAC2904 is a monolithic, 14-bit, dual-channel, high-speed Digital-to-Analog Converter (DAC), and is optimized to provide high dynamic performance while dissipating only 310mW. Operating with high update rates of up to 125MSPS, the DAC2904 offers exceptional dynamic performance, and enables the generation of very-high output frequencies suitable for “Direct IF” applications. The DAC2904 has been optimized for communications applications in which separate I and Q data are processed while maintaining tight-gain and offset matching. Each DAC has a high-impedance differential-current output, suitable for single-ended or differential analog-output configurations. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Copyright © 2002-2003, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. www.ti.com ABSOLUTE MAXIMUM RATINGS ELECTROSTATIC DISCHARGE SENSITIVITY +VA to AGND ........................................................................ –0.3V to +6V +VD to DGND ........................................................................ –0.3V to +6V AGND to DGND ................................................................. –0.3V to +0.3V +VA to +VD ............................................................................... –6V to +6V CLK, PD to DGND ...................................................... –0.3V to VD + 0.3V D0-D9 to DGND .......................................................... –0.3V to VD + 0.3V IOUT, IOUT to AGND ........................................................ –1V to VA + 0.3V BW, BYP to AGND ..................................................... –0.3V to VA + 0.3V REFIN, FSA to AGND ................................................. –0.3V to VA + 0.3V INT/EXT to AGND ...................................................... –0.3V to VA + 0.3V Junction Temperature .................................................................... +150°C Case Temperature ......................................................................... +100°C Storage Temperature ..................................................................... +125°C This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. PACKAGE/ORDERING INFORMATION PRODUCT PACKAGE PACKAGE DRAWING NUMBER DAC2904Y TQFP-48 355 PFB –40°C to +85°C DAC2904Y " " " " " " PACKAGE DESIGNATOR SPECIFIED TEMPERATURE RANGE PACKAGE MARKING ORDERING NUMBER(1) TRANSPORT MEDIA DAC2904Y/250 DAC2904Y/1K Tape and Reel Tape and Reel NOTE: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /1K indicates 1000 devices per reel). Ordering 1000 pieces of “DAC2904Y/1K” will get a single 1000-piece Tape and Reel. PRODUCT DAC2904 EVM ORDERING NUMBER DAC2904-EVM COMMENT Fully populated evaluation board. See user manual for details. ELECTRICAL CHARACTERISTICS TMIN to TMAX, +VA = +5V, +VD = +3.3V, differential transformer coupled output, 50ý doubly-terminated, unless otherwise noted. Independant Gain Mode. DAC2904Y PARAMETER CONDITIONS MIN RESOLUTION Output Update Rate (fCLOCK) STATIC ACCURACY(1) Differential Nonlinearity (DNL) Integral Nonlinearity (INL) DYNAMIC PERFORMANCE Spurious-Free Dynamic Range (SFDR) fOUT = 1MHz, fCLOCK = 50MSPS fOUT = 1MHz, fCLOCK = 26MSPS fOUT = 2.18MHz, fCLOCK = 52MSPS fOUT = 5.24MHz, fCLOCK = 52MSPS fOUT = 10.4MHz, fCLOCK = 78MSPS fOUT = 15.7MHz, fCLOCK = 78MSPS fOUT = 5.04MHz, fCLOCK = 100MSPS fOUT = 20.2MHz, fCLOCK = 100MSPS fOUT = 20.1MHz, fCLOCK = 125MSPS fOUT = 40.2MHz, fCLOCK = 125MSPS Spurious-Free Dynamic Range within a Window fOUT = 1.0MHz, fCLOCK = 50MSPS fOUT = 5.24MHz, fCLOCK = 52MSPS fOUT = 5.26MHz, fCLOCK = 78MSPS fOUT = 5.04MHz, fCLOCK = 125MSPS Total Harmonic Distortion (THD) fOUT = 1MHz, fCLOCK = 50MSPS fOUT = 5.24MHz, fCLOCK = 52MSPS fOUT = 5.26MHz, fCLOCK = 78MSPS fOUT = 5.04MHz, fCLOCK = 125MSPS Multitone Power Ratio fOUT = 2.0MHz to 2.99MHz, fCLOCK = 65MSPS Signal-to-Noise Ratio (SNR) fOUT = 5.02MHz, fCLOCK = 50MHz Signal-to-Noise and Distortion (SINAD) fOUT = 5.02MHz, fCLOCK = 50MHz 2 2MHz Span 10MHz Span 10MHz Span 10MHz Span MAX UNITS 14 125 Bits MSPS ±4.0 ±5.0 LSB LSB 71 82 77 72 82 81 81 78 72 80 69 69 64 dBc dBc dBc dBc dBc dBc dBc dBc dBc dBc dBc dBc 80 90 88 88 88 dBc dBc dBc dBc TA = +25°C TA = +25°C To Nyquist 0dBFS Output –6dBFS Output –12dBFS Output TYP –79 –77 –76 –75 –70 dBc dBc dBc dBc 8 Tone with 110kHz Spacing 0dBFS Output 80 dBc 0dBFS Output 68 dBc 0dBFS Output 67 dBc DAC2904 SBAS198B ELECTRICAL CHARACTERISTICS (Cont.) TMIN to TMAX, +VA = +5V, +VD = +3.3V, differential transformer coupled output, 50ý doubly terminated, unless otherwise noted. Independant Gain Mode. DAC2904Y PARAMETER DYNAMIC PERFORMANCE (Cont.) Channel Isolation fOUT = 1MHz, fCLOCK = 52MSPS fOUT = 20MHz, fCLOCK = 125MSPS Output Settling Time(2) Output Rise Time(2) Output Fall Time(2) Glitch Impulse DC ACCURACY Full-Scale Output Range(3)(FSR) Output Compliance Range Gain Error—Full-Scale Gain Error Gain Matching Gain Drift Offset Error Offset Drift Power-Supply Rejection, +VA Power-Supply Rejection, +VD Output Noise Output Resistance Output Capacitance CONDITIONS All Bits HIGH, IOUT With Internal Reference With External Reference With Internal Reference With Internal Reference With Internal Reference With Internal Reference +5V, ±10% +3.3V, ±10% IOUT = 20mA, RLOAD = 50Ω IOUT = 2mA POWER SUPPLY Supply Voltages +VA +VD Supply Current IVA(5) IVA(5) IVD(5) IVD(6) Power Dissipation(5) Power Dissipation(6) Power Dissipation(5) Power Dissipation Thermal Resistance, TQFP-48 θJA θJC TEMPERATURE RANGE Specified Operating TYP 2 –1.0 –5 –2.5 –2.0 ±1 ±1 0.5 ±50 –0.02 20 +1.25 +5 +2.5 +2.0 +0.02 –0.2 –0.025 +0.2 +0.025 50 30 200 6 +1.18 +1.25 ±50 100 0.3 +0.5 3.5 2 +3.0 +3.0 +VA = +5V, lOUT = 20mA Power-Down Mode +VA = +5V, +VD = 3.3V, lOUT = 20mA +VA = +5V, +VD = 3.3V, lOUT = 20mA +VA = +5V, +VD = 3.3V, lOUT = 2mA Power-Down Mode +1.31 +1.25 Straight Binary 5 0 3 0 ±10 ±10 5 –40 –40 mA V %FSR %FSR %FSR ppmFSR/°C %FSR ppmFSR/°C %FSR/V %FSR/V pA/Hz pA/šHz kΩ pF V ppmFSR/°C nA MHz V 0.8 V V V V µA µA pF +5 +3.3 +5.5 +5.5 V V 58 1.7 4.2 17 310 348 130 23 65 3 7 19.5 350 390 mA mA mA mA mW mW mW mW 1.2 38 60 13 Ambient Ambient UNITS dBc dBc ns ns ns pV-s ±0.2 IOUT, IOUT to Ground +VD = +5V +VD = +5V +VD = 3.3V +VD = 3.3V +VD = 3.3V +VD = 3.3V MAX 85 77 30 2 2 2 to 0.1% 10% to 90% 10% to 90% REFERENCE/CONTROL AMP Reference Voltage Reference Voltage Drift Reference Output Current Reference Multiplying Bandwidth Input Compliance Range DIGITAL INPUTS Logic Coding Logic High Voltage, VIH Logic Low Voltage, VIL Logic High Voltage, VIH Logic Low Voltage, VIL Logic High Current, IIH(4) Logic Low Current Input Capacitance MIN °C/W °C/W +85 +85 °C °C NOTES: (1) At output lOUT, while driving a virtual ground. (2) Measured single-ended into 50ý load. (3) Nominal full-scale output current is 32 • IREF; see Application section for details. (4) Typically 45µA for the PD pin, which has an internal pull-down resistor. (5) Measured at fCLOCK = 25MSPS and fOUT = 1MHz. (6) Measured at fCLOCK = 100MSPS and fOUT = 40MHz. DAC2904 SBAS198B 3 PIN CONFIGURATION +VA IOUT1 IOUT1 FSA1 REFIN GSET FSA2 IOUT2 IOUT2 AGND PD TQFP-48 NC Top View 48 47 46 45 44 43 42 41 40 39 38 37 D13_1 (MSB) 1 36 D0-2 D12_1 2 35 D1-2 D11_1 3 34 D2_2 D10_1 4 33 D3_2 D9_1 5 32 D4_2 D8_1 6 D7_1 7 30 D6_2 D6_1 8 29 D7_2 D5_1 9 28 D8_2 D4_1 10 27 D9_2 D3_1 11 26 D10_2 D2_1 12 25 D11_2 31 D5_2 13 14 15 16 17 18 19 20 21 22 23 24 D1-1 D0-1 DGND +VD WRT1 CLK1 CLK2 WRT2 DGND +VD D13_2 (MSB) D12_2 DAC2904 PIN DESCRIPTIONS 4 PIN DESIGNATOR 1-14 15 16 17 18 19 20 21 22 23-36 37 38 39 40 41 42 43 D[13:0]_1 DGND +VD WRT1 CLK1 CLK2 WRT2 DGND +VD D[13:0]_2 PD AGND IOUT2 IOUT2 FSA2 GSET REFIN 44 45 46 47 48 FSA1 IOUT1 IOUT1 +VA NC DESCRIPTION Data Port DAC1, Data Bit 13 (MSB) to Bit 0 (LSB). Digital Ground Digital Supply, +3.0V to +5.5V DAC1 Input Latches Write Signal Clock Input DAC1 Clock Input DAC2 DAC2 Input Latches Write Signal Digital Ground Digital Supply, +3.0V to +5.5V Data Port DAC2, Data Bit 13 (MSB) to Bit 0 (LSB). Power-Down Function Control Input; “H” = DAC in power-down mode; “L” = DAC in normal operation (Internal pull-down for default “L”). Analog Ground Current Output DAC2. Full-scale with all bits of data port 2 high. Complementary Current Output DAC2. Full-scale with all bits of data port 2 low. Full-Scale Adjust, DAC2. Connect External RSET Resistor Gain-Setting Mode (H = 1 Resistor, L = 2 Resistors) Internal Reference Voltage output; External Reference Voltage input. Bypass with 0.1µF to AGND for internal reference operation. Full-Scale Adjust, DAC1. Connect External RSET Resistor Complementary Current Output DAC1. Full-scale with all bits of data port 1 low. Current Output DAC1. Full-scale with all bits of data port 1 high. Analog Supply, +3.0V to +5.5V No Connection DAC2904 SBAS198B TIMING DIAGRAM tS DATA IN tH D[13:0](n) D[13:0](n + 1) tLPW WRT1 WRT2 tCPW CLK1 CLK2 tSET IOUT1 IOUT 50% (n) IOUT (n + 1) IOUT2 tPD SYMBOL DESCRIPTION MIN tS tH tLPW, tCPW tCW Input Setup Time Input Hold Time Latch/Clock Pulsewidth Delay Rising CLK Edge to Rising WRT Edge Propagation Delay Settling Time (0.1%) 2 1.5 3.5 0 tPD tSET DIGITAL INPUTS AND TIMING The data input ports of the DAC2904 accepts a standard positive coding with data bit D13 being the most significant bit (MSB). The converter outputs support a clock rate of up to 125MSPS. The best performance will typically be achieved with a symmetric duty cycle for write and clock; however, the duty cycle may vary as long as the timing specifications are met. Also, the set-up and hold times may be chosen within their specified limits. All digital inputs of the DAC2904 are CMOS compatible. The logic thresholds depend on the applied digital supply voltages, such that they are set to approximately half the supply voltage; Vth = +VD/2 (±20% tolerance). The DAC2904 is designed to operate with a digital supply (+VD) of +3.0V to +5.5V. DAC2904 SBAS198B TYP MAX UNITS tPW – 2 ns ns ns ns 4 1 30 ns ns The two converter channels within the DAC2904 consist of two independent, 14-bit, parallel data ports. Each DACchannel is controlled by its own set of write (WRT1, WRT2) and clock (CLK1, CLK2) inputs. Here, the WRT lines control the channel input latches and the CLK lines control the DAC latches. The data is first loaded into the input latch by a rising edge of the WRT line. This data is presented to the DAC latch on the following falling edge of the WRT signal. On the next rising edge of the CLK line, the DAC is updated with the new data and the analog output signal will change accordingly. The double latch architecture of the DAC2904 results in a defined sequence for the WRT and CLK signals, expressed by parameter ‘tCW’. A correct timing is observed when the rising edge of CLK occurs at the same time, or before, the rising edge of the WRT signal. This condition can simply be met by connecting the WRT and CLK lines together. Note that all specifications were measured with the WRT and CLK lines connected together. 5 TYPICAL CHARACTERISTICS TA = 25°C, +VD = +3.3V, +VA = +5V, differential transformer coupled, IOUT = 20mA, 50ý double terminated load, SFDR up to Nyquist, unless otherwise noted. TYPICAL INL TYPICAL DNL 4 6 3 5 4 2 INL (LBS) DNL (LBS) 3 1 0 –1 2 1 0 –1 –2 –2 –3 –3 –4 –4 0 2k 4k 6k 8k 10k 12k 14k 0 16k 2k 4k 6k 14k 16k 90 85 85 –6dBFS 0dBFS –6dBFS 80 SFDR (dBc) SFDR (dBc) 12k SFDR vs fOUT AT 52MSPS SFDR vs fOUT AT 26MSPS 90 75 0dBFS 80 75 70 70 –12dBFS –12dBFS 65 65 60 60 0 2 4 6 fOUT (MHz) 8 10 0 12 5 10 15 fOUT (MHz) 20 25 SFDR vs fOUT AT 100MSPS SFDR vs fOUT AT 78MSPS 85 85 0dBFS 80 80 –6dBFS –6dBFS 75 75 SFDR (dBc) SFDR (dBc) 10k Code Code 70 –12dBFS 65 70 –12dBFS 65 0dBFS 60 60 55 50 55 0 6 8k 5 10 15 20 fOUT (MHz) 25 30 35 0 5 10 15 20 25 fOUT (MHz) 30 35 40 45 DAC2904 SBAS198B TYPICAL CHARACTERISTICS (Cont.) TA = 25°C, +VD = +3.3V, +VA = +5V, differential transformer coupled, IOUT = 20mA, 50ý double terminated load, SFDR up to Nyquist, unless otherwise noted. SFDR vs IOUTFS and fOUT at 78MSPS, 0dBFS SFDR vs fOUT AT 125MHz 85 82 80 80 10mA 76 –12dBFS SFDR (dBc) SFDR (dBc) 75 20mA 78 –6dBFS 70 65 0dBFS 74 72 5mA 70 68 60 66 55 64 50 62 10 20 30 fOUT (MHz) 40 50 60 0 5 15 20 GAIN AND OFFSET DRIFT SFDR AT 125MSPS vs TEMPERATURE 0.8 85 Gain Error (% FS) 80 10MHz 20MHz 70 40MHz 65 0.004 0.6 2MHz 75 25 fOUT (MHz) 90 SFDR (dBc) 10 0.003 Offset Error 0.4 0.002 0.2 0.001 0 0 –0.2 –0.001 Gain Error 60 –0.4 –0.002 55 –0.6 –0.003 50 –40 –20 0 20 40 60 80 100 –0.8 –40 –0.004 –20 0 Temperature (°C) IVD vs RATIO AT +VD = +3.3V 20 40 Temperature (°C) 60 80 85 IVA vs IOUTFS 25 60 125MSPS 55 100MSPS 20 50 IVA (mA) IVD (mA) 45 78MSPS 15 52MSPS 10 26MSPS 40 35 30 25 5 20 15 0 0.00 10 0.05 DAC2904 SBAS198B 0.10 0.15 0.20 0.25 0.30 0.35 0.40 Ratio (FOUT/FCLK) 0.45 0 5 10 15 IOUTFS (mA) 20 25 7 Offset Error (% FS) 0 TYPICAL CHARACTERISTICS (Cont.) TA = 25°C, +VD = +3.3V, +VA = +5V, differential transformer coupled, IOUT = 20mA, 50ý double terminated load, SFDR up to Nyquist, unless otherwise noted. SINGLE-TONE SFDR 10 fCLOCK = 52MSPS 0 fCLOCK = 100MSPS 0 fOUT = 5.23MHz –10 –20 –30 –40 –50 –60 fOUT = 20.2MHz –10 Amplitude = 0dBFS Magnitude (dBm) Magnitude (dBm) SINGLE-TONE SFDR 10 Amplitude = 0dBFS –20 –30 –40 –50 –60 –70 –70 –80 –80 –90 –90 0 5.2 10.4 15.6 Frequency (MHz) 20.8 0 26 10 DUAL-TONE SFDR 10 50 FOUR-TONE SFDR fCLOCK = 50MSPS fOUT1 = 9.44MHz 0 –10 fOUT2 = 10.44MHz –10 fOUT2 = 6.75MHz –20 Amplitude = 0dBFS –20 fOUT3 = 7.25MHz –30 –40 –50 –60 Magnitude (dBm) Magnitude (dBm) 40 10 fCLOCK = 78MSPS 0 20 30 Frequency (MHz) –30 fOUT4 = 7.75MHz –40 Amplitude = 0dBFS –50 –60 –70 –70 –80 –80 –90 0 7.8 15.6 23.4 Frequency (MHz) 31.2 39 fOUT1 = 6.25MHz –90 0 5 10 15 Frequency (MHz) 20 25 WCDMA-ACPR –30 –40 Magnitude (dBm) –50 fCLOCK = 61.44MSPS PCHANNEL = –13dBm ACPR = –69.2dB –60 –70 –80 –90 –100 –110 –120 –130 Center 15.36MHz; Span 14MHz 8 DAC2904 SBAS198B APPLICATION INFORMATION DAC TRANSFER FUNCTION Each of the DACs in the DAC2904 has a set of complementary current output, IOUT1 and IOUT2. The full-scale output current, IOUTFS, is the summation of the two complementary output currents: THEORY OF OPERATION The architecture of the DAC2904 uses the current steering technique to enable fast switching and a high update rate. The core element within the monolithic DAC is an array of segmented current sources that are designed to deliver a fullscale output current of up to 20mA, as shown in Figure 1. An internal decoder addresses the differential current switches each time the DAC is updated and a corresponding output current is formed by steering all currents to either output summing node, IOUT or IOUT. The complementary outputs deliver a differential output signal, which improves the dynamic performance through reduction of even-order harmonics, common-mode signals (noise), and double the peakto-peak output signal swing by a factor of two, compared to single-ended operation. IOUTFS = IOUT + IOUT The individual output currents depend on the DAC code and can be expressed as: IOUT = IOUTFS • (Code/16384) (2) IOUT = IOUTFS • (16383 - Code/16384) (3) where ‘Code’ is the decimal representation of the DAC data input word. Additionally, IOUTFS is a function of the reference current IREF, which is determined by the reference voltage and the external setting resistor, RSET. The segmented architecture results in a significant reduction of the glitch energy, improves the dynamic performance (SFDR), and DNL. The current outputs maintain a very high output impedance of greater than 200ký. The full-scale output current is determined by the ratio of the internal reference voltage (1.25V) and an external resistor, RSET. The resulting IREF is internally multiplied by a factor of 32 to produce an effective DAC output current that can range from 2mA to 20mA, depending on the value of RSET. IOUTFS = 32 • IREF = 32 • VREF /RSET +VD +VD Input Latch 1 DAC Latch 1 VOUT = IOUT • RLOAD (5) VOUT = IOUT • RLOAD (6) +VA DAC1 Segmented Switches Current Sources lOUT1 lOUT1 REFIN WRT1 FSA1 CLK1 DAC2904 CLK2 Reference Control Amplifier FSA2 GSET PD WRT2 Data Input Port 2 D[13:0]_2 (4) In most cases the complementary outputs will drive resistive loads or a terminated transformer. A signal voltage will develop at each output according to: The DAC2904 is split into a digital and an analog portion, each of which is powered through its own supply pin. The digital section includes edge-triggered input latches and the decoder logic, while the analog section comprises the current source array with its associated switches, and the reference circuitry. Data Input Port 1 D[13:0]_1 (1) Input Latch 2 DGND DAC Latch 2 DGND DAC2 Segmented Switches Current Sources lOUT2 lOUT2 AGND FIGURE 1. Block Diagram of the DAC2904. DAC2904 SBAS198B 9 The value of the load resistance is limited by the output compliance specification of the DAC2904. To maintain specified linearity performance, the voltage for IOUT and IOUT should not exceed the maximum allowable compliance range. The two single-ended output voltages can be combined to find the total differential output swing: (2• Code– 16383) VOUTDIFF= VOUT – VOUT = • IOUTFS• RLOAD 16384 (7) ANALOG OUTPUTS The DAC2904 provides two complementary current outputs, IOUT and IOUT. The simplified circuit of the analog output stage representing the differential topology is shown in Figure 2. The output impedance of IOUT and IOUT results from the parallel combination of the differential switches, along with the current sources and associated parasitic capacitances. +VA DAC2904 be adapted to the output of the DAC2904 by selecting a suitable transformer while maintaining optimum voltage levels at IOUT and IOUT. Furthermore, using the differential output configuration in combination with a transformer will be instrumental for achieving excellent distortion performance. Common-mode errors, such as even-order harmonics or noise, can be substantially reduced. This is particularly the case with high output frequencies. For those applications requiring the optimum distortion and noise performance, it is recommended to select a full-scale output of 20mA. A lower full-scale range down to 2mA may be considered for applications that require a low power consumption, but can tolerate a slightly reduced performance level. OUTPUT CONFIGURATIONS The current outputs of the DAC2904 allow for a variety of configurations, some of which are illustrated in Table I. As mentioned previously, utilizing the converter’s differential outputs will yield the best dynamic performance. Such a differential output circuit may consist of an RF transformer or a differential amplifier configuration. The transformer configuration is ideal for most applications with ac coupling, while op amps will be suitable for a DC-coupled configuration. INPUT CODE (D13 - D0) IOUT IOUT 11 1111 1111 1111 20mA 0mA 10 0000 0000 0000 10mA 10mA 00 0000 0000 0000 0mA 20mA TABLE I. Input Coding versus Analog Output Current. IOUT IOUT RL RL FIGURE 2. Equivalent Analog Output. The signal voltage swing that may develop at the two outputs, IOUT and IOUT, is limited by a negative and positive compliance. The negative limit of –1V is given by the breakdown voltage of the CMOS process, and exceeding it will compromise the reliability of the DAC2904, or even cause permanent damage. With the full-scale output set to 20mA, the positive compliance equals 1.25V, operating with an analog supply of +VA = 5V. Note that the compliance range decreases to about 1V for a selected output current of IOUTFS = 2mA. Care should be taken that the configuration of DAC2904 does not exceed the compliance range to avoid degradation of the distortion performance and integral linearity. Best distortion performance is typically achieved with the maximum full-scale output signal limited to approximately 0.5Vp-p. This is the case for a 50Ω doubly terminated load and a 20mA full-scale output current. A variety of loads can 10 The single-ended configuration may be considered for applications requiring a unipolar output voltage. Connecting a resistor from either one of the outputs to ground will convert the output current into a ground-referenced voltage signal. To improve on the DC linearity by maintaining a virtual ground, an I-to-V or op-amp configuration may be considered. DIFFERENTIAL WITH TRANSFORMER Using an RF transformer provides a convenient way of converting the differential output signal into a single-ended signal while achieving excellent dynamic performance (see Figure 3). The appropriate transformer should be carefully selected based on the output frequency spectrum and impedance requirements. The differential transformer configuration has the benefit of significantly reducing common-mode signals, thus improving the dynamic performance over a wide range of frequencies. Furthermore, by selecting a suitable impedance ratio (winding ratio), the transformer can be used to provide optimum impedance matching while controlling the compliance voltage for the converter outputs. The model shown, ADTT1-1 (by MiniCircuits), has a 1:1 ratio and may be used to interface the DAC2904 to a 50Ω load. This results in a 25Ω load for each of the outputs, IOUT and IOUT. The output signals are AC coupled and inherently isolated because of its magnetic coupling. DAC2904 SBAS198B As shown in Figure 3, the transformer’s center tap is connected to ground. This forces the voltage swing on IOUT and IOUT to be centered at 0V. In this case the two resistors, RL, may be replaced with one, RDIFF, or omitted altogether. This approach should only be used if all components are close to each other, and if the VSWR is not important. A complete power transfer from the DAC output to the load can be realized, but the output compliance range should be observed. Alternatively, if the center tap is not connected, the signal swing will be centered at RL • IOUTFS/2. However, in this case, the two resistors, RL, must be used to enable the necessary DC-current flow for both outputs. ADTT1-1 (Mini-Circuits) 1:1 IOUT DAC2904 RL 50Ω RDIFF 100Ω RS 50Ω IOUT RL 50Ω FIGURE 3. Differential Output Configuration Using an RF Transformer. DIFFERENTIAL CONFIGURATION USING AN OP AMP If the application requires a DC-coupled output, a difference amplifier may be considered, as shown in Figure 4. Four external resistors are needed to configure the voltage-feedback op amp OPA680 as a difference amplifier performing the differential to single-ended conversion. Under the shown configuration, the DAC2904 generates a differential output signal of 0.5Vp-p at the load resistors, RL. The resistor values shown were selected to result in a symmetric 25Ω loading for each of the current outputs since the input impedance of the difference amplifier is in parallel to resistors RL, and should be considered. The OPA680 is configured for a gain of two. Therefore, operating the DAC2904 with a 20mA full-scale output will produce a voltage output of ±1V. This requires the amplifier to operate off of a dual power supply (±5V). The tolerance of the resistors typically sets the limit for the achievable common-mode rejection. An improvement can be obtained by fine tuning resistor R4. This configuration typically delivers a lower level of AC performance than the previously discussed transformer solution because the amplifier introduces another source of distortion. Suitable amplifiers should be selected based on their slew-rate, harmonic distortion, and output swing capabilities. High-speed amplifiers like the OPA680 or OPA687 may be considered. The AC performance of this circuit may be improved by adding a small capacitor, CDIFF, between the outputs IOUT and IOUT (see Figure 4). This will introduce a real pole to create a low-pass filter in order to slew-limit the DAC’s fast output signal steps, which otherwise could drive the amplifier into slew-limitations or into an overload condition; both would cause excessive distortion. The difference amplifier can easily be modified to add a level shift for applications requiring the single-ended output voltage to be unipolar, i.e., swing between 0V and +2V. DUAL TRANSIMPEDANCE OUTPUT CONFIGURATION The circuit example of Figure 5 shows the signal output currents connected into the summing junctions of the dual voltage-feedback op amp OPA2680 that is set up as a transimpedance stage, or ‘I-to-V converter’. With this circuit, the DAC’s output will be kept at a virtual ground, minimizing the effects of output impedance variations, which results in the best DC linearity (INL). As mentioned previously, care should be taken not to drive the amplifier into slew-rate limitations, and produce unwanted distortion. +5V 50Ω 1/2 OPA2680 RF1 DAC2904 R2 402Ω IOUT R1 200Ω –VOUT = IOUT • RF1 CD1 IOUT CF1 RF2 DAC2904 IOUT OPA680 COPT RL 26.1Ω R3 200Ω RL 28.7Ω VOUT IOUT CD2 CF2 –5V +5V 1/2 OPA2680 R4 402Ω –VOUT = IOUT • RF2 50Ω FIGURE 4. Difference Amplifier Provides Differential to Single-Ended Conversion and DC-Coupling. –5V FIGURE 5. Dual, Voltage-Feedback Amplifier OPA2680 Forms Differential Transimpedance Amplifier. DAC2904 SBAS198B 11 The DC gain for this circuit is equal to feedback resistor RF. At high frequencies, the DAC output impedance (CD1, CD2) will produce a zero in the noise gain for the OPA2680 that may cause peaking in the closed-loop frequency response. CF is added across RF to compensate for this noise gain peaking. To achieve a flat transimpedance frequency response, the pole in each feedback network should be set to: IOUTFS = 20mA VOUT = 0V to +0.5V IOUT DAC2904 50Ω IOUT 50Ω 25Ω (8) FIGURE 6. Driving a Doubly Terminated 50Ω Cable Directly. with GBP = Gain Bandwidth Product of OPA which will give a corner frequency f-3dB of approximately: (9) The full-scale output voltage is simply defined by the product of IOUTFS • RF, and has a negative unipolar excursion. To improve on the ac performance of this circuit, adjustment of RF and/or IOUTFS should be considered. Further extensions of this application example may include adding a differential filter at the OPA2680’s output followed by a transformer, in order to convert to a single-ended signal. SINGLE-ENDED CONFIGURATION Using a single load resistor connected to one of the DAC outputs, a simple current-to-voltage conversion can be accomplished. The circuit in Figure 6 shows a 50Ω resistor connected to IOUT, providing the termination of the further connected 50Ω cable. Therefore, with a nominal output current of 20mA, the DAC produces a total signal swing of 0V to 0.5V into the 25Ω load. VOUT ~ 0Vp to 1.20Vp DAC2904 One of the main applications for the dual-channel DAC is baseband I- and Q-channel transmission for digital communications. In this application, the DAC is followed by an analog quadrature modulator, modulating an IF carrier with the baseband data, as shown in Figure 7. Often, the input stages of these quadrate modulators consist of npn-type transistors that require a DC bias (base) voltage of > 0.8V. The wide output compliance range (–10V to +1.25V) allows for a direct DC–coupling between the DAC2902 and the quadrature modulator. Figure 8 shows an example of a DC-coupled interface with DC level-shifting, using a precision resistor network. An accoupled interface, see Figure 9, has the advantage that the common-mode levels at the input of the modulator can be set independently of those at the output of the DAC. Furthermore, no voltage loss is obtained in this setup. IIN IREF IIN IREF IOUT1 Signal Conditioning IOUT2 INTERFACING ANALOG QUADRATURE MODULATORS VIN ~ 0.6Vp to 1.8Vp IOUT1 IOUT2 Different load resistor values may be selected as long as the output compliance range is not exceeded. Additionally, the output current, IOUTFS, and the load resistor, may be mutually adjusted to provide the desired output signal swing and performance. ∑ RF QIN QREF Quadrature Modulator FIGURE 7. Generic Interface to a Quadrature Modulator. Signal Conditioning (Level-Shifting) May Be Required to Ensure Correct DC Common-Mode Levels At the Input of the Quadrature Modulator. 12 DAC2904 SBAS198B ence current, IREF, which is determined by the ratio of VREF and RSET (see Equation 10). The full-scale output current, IOUTFS, results from multiplying IREF by a fixed factor of 32. VDC R3 VOUT1 VOUT1 R4 IOUT1 DAC2904 IOUT1 Using the internal reference, a 2kΩ resistor value results in a full-scale output of approximately 20mA. Resistors with a tolerance of 1% or better should be considered. Selecting higher values, the output current can be adjusted from 20mA down to 2mA. Operating the DAC2904 at lower than 20mA output currents may be desirable for reasons of reducing the total power consumption, improving the distortion performance, or observing the output compliance voltage limitations for a given load condition. It is recommended to bypass the REFIN pin with a ceramic chip capacitor of 0.1µF or more. The control amplifier is internally compensated, and its small signal bandwidth is approximately 0.3MHz. IOUT1 IOUT1 R5 +5V FIGURE 8. DC-Coupled Interface to Quadrature Modulator Applying Level Shifting. IREF = INTERNAL REFERENCE OPERATION The DAC2904 has an on-chip reference circuit which comprises a 1.25V bandgap reference and two control amplifiers, one for each DAC. The full-scale output current, IOUTFS, of the DAC2904 is determined by the reference voltage, VREF, and the value of resistor RSET. IOUTFS can be calculated by: IOUTFS = 32 • IREF = 32 • VREF / RSET +VA DAC2904 VREF RSET FSA REFIN RSET 2kΩ Ref Control Amp Current Sources 0.1µF +1.25V Ref. (10) As shown in Figure 10, the external resistor RSET connects to the FSA pin (Full-Scale Adjust). The reference control amplifier operates as a V-to-I converter producing a refer- FIGURE 10. Internal Reference Configuration. VDC R1 IOUT1 DAC2904 0.01µF VOUT1 IOUT1 VOUT1 IOUT1 0.01µF IOUT1 50Ω RLOAD 50Ω R2 FIGURE 9. AC-Coupled Interface to Quadrature Modulator Applying Level Shifting. DAC2904 SBAS198B 13 GAIN SETTING OPTIONS EXTERNAL REFERENCE OPERATION The full-scale output current on the DAC2904 can be set two ways: either for each of the two DAC channels independently or for both channels simultaneously. For the independent gain set mode, the GSET pin (pin 42) must be LOW (i.e. connected to AGND). In this mode, two external resistors are required— one RSET connected to the FSA1 pin (pin 44) and the other to the FSA2 pin (pin 41). In this configuration, the user has the flexibility to set and adjust the full-scale output current for each DAC independently, allowing for the compensation of possible gain mismatches elsewhere within the transmit signal path. The internal reference can be disabled by simply applying an external reference voltage into the REFIN pin, which in this case functions as an input, as shown in Figure 8. The use of an external reference may be considered for applications that require higher accuracy and drift performance, or to add the ability of dynamic gain control. While a 0.1µF capacitor is recommended to be used with the internal reference, it is optional for the external reference operation. The reference input, REFIN, has a high input impedance (1MΩ) and can easily be driven by various sources. Note that the voltage range of the external reference should stay within the compliance range of the reference input. Alternatively, bringing the GSET pin HIGH (i.e. connected to +VA), the DAC2904 will switch into the simultaneous gain set mode. Now the full-scale output current of both DAC channels is determined by only one external RSET resistor connected to the FSA1 pin. The resistor at the FSA2 pin may be removed, however this is not required since this pin is not functional in this mode and the resistor has no effect to the gain equation. The formula for deriving the correct RSET remains unchanged, e.g. RSET = 2ký will result in a 20mA output for both DACs. POWER-DOWN MODE The DAC2904 features a power-down function which can be used to reduce the total supply current to less than 6mA over the specified supply range of 3.0V to 5.5V. Applying a logic HIGH to the PD pin will initiate the power-down mode, while a logic LOW enables normal operation. When left unconnected, an internal active pull-down circuit will enable the normal operation of the converter. +5V +VA DAC2904 IREF = VREF RSET FSA REFIN External Reference Ref Control Amp Current Sources RSET +1.25V Ref. FIGURE 11. External Reference Configuration. 14 DAC2904 SBAS198B GROUNDING, DECOUPLING AND LAYOUT INFORMATION Proper grounding and bypassing, short lead length, and the use of ground planes are particularly important for high-frequency designs. Multilayer PCBs are recommended for best performance since they offer distinct advantages such as minimization of ground impedance, separation of signal layers by ground layers, etc. The DAC2904 uses separate pins for its analog and digital supply and ground connections. The placement of the decoupling capacitor should be such that the analog supply (+VA) is bypassed to the analog ground (AGND), and the digital supply bypassed to the digital ground (DGND). In most cases 0.1µF ceramic chip capacitors at each supply pin are adequate to provide a low impedance decoupling path. Keep in mind that their effectiveness largely depends on the proximity to the individual supply and ground pins. Therefore they should be located as close as physically possible to those device leads. Whenever possible, the capacitors should be located immediately under each pair of supply/ground pins on the reverse side of the pc board. This layout approach will minimize the parasitic inductance of component leads and PCB runs. Further supply decoupling with surface-mount tantalum capacitors (1µF to 4.7µF) may be added as needed in proximity of the converter. DAC2904 SBAS198B Low noise is required for all supply and ground connections to the DAC2904. It is recommended to use a multilayer PCB utilizing separate power and ground planes. Mixed signal designs require particular attention to the routing of the different supply currents and signal traces. Generally, analog supply and ground planes should only extend into analog signal areas, such as the DAC output signal and the reference signal. Digital supply and ground planes must be confined to areas covering digital circuitry, including the digital input lines connecting to the converter, as well as the clock signal. The analog and digital ground planes should be joined together at one point underneath the DAC. This can be realized with a short track of approximately 1/8 inch (3mm). The power to the DAC2904 should be provided through the use of wide pcb runs or planes. Wide runs will present a lower trace impedance, further optimizing the supply decoupling. The analog and digital supplies for the converter should only be connected together at the supply connector of the pc board. In the case of only one supply voltage being available to power the DAC, ferrite beads along with bypass capacitors may be used to create an LC filter. This will generate a low-noise analog supply voltage, which can then be connected to the +VA supply pin of the DAC2904. While designing the layout, it is important to keep the analog signal traces separated from any digital line, in order to prevent noise coupling onto the analog signal path. 15 PACKAGE DRAWINGS 16 DAC2904 SBAS198B PACKAGE OPTION ADDENDUM www.ti.com 18-Feb-2005 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Eco Plan (2) Qty DAC2904Y/1K ACTIVE TQFP PFB 48 1000 None Call TI Call TI DAC2904Y/250 ACTIVE TQFP PFB 48 250 None Call TI Call TI Lead/Ball Finish MSL Peak Temp (3) (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. None: Not yet available Lead (Pb-Free). Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight. (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 1 MECHANICAL DATA MTQF019A – JANUARY 1995 – REVISED JANUARY 1998 PFB (S-PQFP-G48) PLASTIC QUAD FLATPACK 0,27 0,17 0,50 36 0,08 M 25 37 24 48 13 0,13 NOM 1 12 5,50 TYP 7,20 SQ 6,80 9,20 SQ 8,80 Gage Plane 0,25 0,05 MIN 0°– 7° 1,05 0,95 Seating Plane 0,75 0,45 0,08 1,20 MAX 4073176 / B 10/96 NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C. Falls within JEDEC MS-026 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Applications Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters dataconverter.ti.com Automotive www.ti.com/automotive DSP dsp.ti.com Broadband www.ti.com/broadband Interface interface.ti.com Digital Control www.ti.com/digitalcontrol Logic logic.ti.com Military www.ti.com/military Power Mgmt power.ti.com Optical Networking www.ti.com/opticalnetwork Microcontrollers microcontroller.ti.com Security www.ti.com/security Telephony www.ti.com/telephony Video & Imaging www.ti.com/video Wireless www.ti.com/wireless Mailing Address: Texas Instruments Post Office Box 655303 Dallas, Texas 75265 Copyright 2005, Texas Instruments Incorporated