NLAS9041 SPDT, 1 W RON Switch The NLAS9041 is a low RON SPDT analog switch. This device is designed for low operating voltage, high current switching of speaker output for cell phone applications. It can switch a balanced stereo output. The NLAS9041 can handle a balanced microphone/speaker/ringtone generator in a monophone mode. The device contains a break−before−make (BBM) feature. http://onsemi.com Features • Single Supply Operation: • • • • 1 1.65 V to 5.5 V VCC Function Directly from LiON Battery Tiny SC88 6−Pin Pb−Free Package: Meets JEDEC MO−220 Specifications RON Typical = 0.8 @ VCC = 4.5 V Low Static Power This is a Pb−Free Device SC−88 (SOT−363) CASE 419B MARKING DIAGRAM 6 AN M Typical Applications 1 • Cell Phone Speaker/Microphone Switching • Ringtone−Chip/Amplifier Switching • Stereo Balanced (Push−Pull) Switching AN M G or G = Specific Device Code = Date Code = Pb−Free Package Important Information • • • • Ringtone−Chip/Amplifier Switching Continuous Current Rating Through each Switch ±300 mA Conforms to: JEDEC MO−220, Issue H, Variation VEED−6 Pin for Pin Compatible with FSA9041 PIN ASSIGNMENTS B1 1 6 S GND 2 5 VCC B0 3 4 A (Top View) ORDERING INFORMATION See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet. © Semiconductor Components Industries, LLC, 2007 April, 2007 − Rev. 0 1 Publication Order Number: NLAS9041/D NLAS9041 A B0 B1 S Figure 1. Input Equivalent Circuit PIN DESCRIPTION Pin Name TRUTH TABLE Description Control Input Function A, B0, B1 Data Ports L B0 Connected to A S Control Input H B1 Connected to A H = HIGH Logic Level. L = LOW Logic Level. MAXIMUM RATINGS Symbol Rating Value Unit −0.5 to +6.0 V −0.5 to VCC +0.5 V −0.5 to +6.0 V Continuous DC Current from COM to NC/NO ±300 mA Ianl−pk1 Peak Current from COM to NC/NO, 10 Duty Cycles (Note 1) ±500 mA Iclmp Continuous DC Current into COM/NC/NO with respect to VCC or GND ±100 mA VCC Positive DC Supply Voltage VIS Analog Input Voltage (VNO, VNC, or VCOM) VIN Digital Select Input Voltage Ianl1 Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 1. Defined as 10% ON, 90% off duty cycle. RECOMMENDED OPERATING CONDITIONS Symbol Rating Min Max Unit 1.65 5.5 V VCC Positive DC Supply Voltage VIS Analog Input Voltage (A, B0, B1) 0 VCC V VIN Digital Select Input Voltage (S) 0 VCC V TA Operating Temperature Range −40 85 °C tr, tf Input Rise or Fall Time, SELECT 20 10 ns/V VCC = 3.0 V VCC = 5.5 V http://onsemi.com 2 NLAS9041 DC ELECTRICAL CHARACTERISTICS Symbol Parameter VCC (V) Test Conditions TA = +25°C Min Typ VIH HIGH Level Input Voltage 2.7 4.5 VIL LOW Level Input Voltage 2.7 4.5 IIN Input Leakage Current 0 v VIN v 5.5 V 0−5.5 IOFF OFF State Leakage Current (Note 7) 0 v A, B v VCC 5.5 ION ON State Leakage Current (Note 7) 0 v A, B v VCC 5.5 RON Switch On Resistance (Note 2) IO = −100 mA, B0 or B1 = 3.5 V 2.7 IO = −100 mA, B0 or B1 = 1.5 V 4.5 VIN = VCC or GND, IOUT = 0 5.5 On Resistance Match Between Channels (Notes 2, 3, 4) IA = −100 mA, B0 or B1 = 1.5 V IA = −100 mA, B0 or B1 = 3.5 V 2.7 0.15 4.5 0.12 On Resistance Flatness (Notes 2, 3, 5) IA = −100 mA, B0 or B1 = 0 V, 0.75 V, 1.5 V IA = −100 mA, B0 or B1 = 0 V, 1.0 V, 2.0 V 2.7 1.4 4.5 0.3 ICC Quiescent Supply Current All Channels ON or OFF TA = −40°C to +85°C Max Min Max 2.0 2.4 Unit V 0.6 0.8 V ±0.1 ±1 A −2.0 +2.0 ±20 nA −4.0 +4.0 ±40 nA 2.0 4.0 4.3 0.8 1.15 1.3 0.5 1.0 A Analog Signal Range RON Rflat 0.15 0.4 2. Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B Ports). 3. Parameter is characterized but not tested in production. 4. DRON = RON max − RON min measured at identical VCC, temperature and voltage levels. 5. Flatness is defined as the difference between the maximum and minimum value of On Resistance over the specified range of conditions. 6. Guaranteed by Design. 7. This parameter is guaranteed by design but not tested. The bus switch contributes no propagation delay other than the RC delay of the On Resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance). http://onsemi.com 3 NLAS9041 AC ELECTRICAL CHARACTERISTICS Symbol Parameter Test Conditions VCC (V) TA = +25°C Min Typ TA = −40°C to +85°C Max Min Max tPHL tPLH Propagation Delay Bus−to−Bus (Note 9) VI = OPEN 2.7 4.5 2.0 0.3 tON Output Enable Time Turn On Time (A to Bn) B0 or B1 = 1.5 V, RL = 50 , CL = 35 pF B0 or B1 = 3.0 V, RL = 50 , CL = 35 pF 2.7 30 35 4.5 20 25 Output Disable Time Turn Off Time (A Port to B Port) B0 or B1 = 1.5V, RL = 50 , CL = 35 pF B0 or B1 = 3.0 V, RL = 50 , CL = 35 pF 2.7 20 25 4.5 15 20 tOFF tBBM Break Before Make Time (Note 8) Q Charge Injection (Note 8) CL = 1.0 nF, VGEN = 0 V RGEN = 0 OIRR Off Isolation (Note 10) Xtalk 2.7 0.5 0.5 4.5 0.5 0.5 Unit Figure # ns 3, 4 ns 3, 4 ns 3, 4 ns 2 2.7 4.5 26 48 pC 6 RL = 50 f = 1.0 MHz 2.7 − 5.5 −52 dB 5 Crosstalk RL = 50 f = 1.0 MHz 2.7 − 5.5 −57 dB 7 BW −3 dB Bandwidth RL = 50 2.7 − 5.5 40 MHz 8 THD Total Harmonic Distortion (Note 8) RL = 600 0.5 VP−P f = 20 Hz to 20 kHz 2.7 − 5.5 0.012 % 9 8. Guaranteed by Design. 9. This parameter is guaranteed by design but not tested. The bus switch contributes no propagation delay other than the RC delay of the On Resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance). 10. Off Isolation = 20 log10 [VA/VBn]. CAPACITANCE (Note 11) Symbol Parameter Test Conditions Typ Max Unit CIN Select Pin Input Capacitance VCC = 0 V, f = 1 MHz 10 pF CIO−B B Port Off Capacitance VCC = 4.5 V, f = 1 MHz 25 pF CIOA−ON A Port Capacitance when Switch is Enabled VCC = 4.5 V, f = 1 MHz 87 pF 11. TA = +25°C, f = 1 MHz, Capacitance is characterized but not tested in production. http://onsemi.com 4 Figure # NLAS9041 VCC DUT VCC Input Output GND VOUT 0.1 F 50 tBMM 35 pF 90% 90% of VOH Output Switch Select Pin GND Figure 2. tBBM (Time Break−Before−Make) VCC Input DUT VCC 0.1 F 50% Output VOUT Open 50% 0V 50 VOH 90% 35 pF 90% Output VOL Input tON tOFF Figure 3. tON/tOFF VCC VCC Input DUT Output 50% 0V 50 VOUT Open 50% VOH 35 pF Output Input tOFF Figure 4. tON/tOFF http://onsemi.com 5 10% 10% VOL tON NLAS9041 50 DUT Reference Transmitted Input Output 50 Generator 50 Channel switch control/s test socket is normalized. Off isolation is measured across an off channel. On loss is the bandwidth of an On switch. VISO, Bandwidth and VONL are independent of the input signal direction. ǒVVOUT Ǔ for VIN at 100 kHz IN VOUT Ǔ for VIN at 100 kHz to 50 MHz VONL = On Channel Loss = 20 Log ǒ VIN VISO = Off Channel Isolation = 20 Log Bandwidth (BW) = the frequency 3 dB below VONL VCT = Use VISO setup and test to all other switch analog input/outputs terminated with 50 Figure 5. Off Channel Isolation/On Channel Loss (BW)/Crosstalk (On Channel to Off Channel)/VONL DUT VCC VIN Output Open GND CL Output Off VIN Figure 6. Charge Injection: (Q) http://onsemi.com 6 On Off VOUT NLAS9041 0 0 −10 −2 −20 −4 BW (dB) XT (dB) −30 −40 −50 −6 −8 −60 −10 −70 −80 0.1 1.0 10 100 −12 0.1 1000 1.0 100 10 FREQUENCY (MHz) 1000 FREQUENCY (MHz) Figure 7. Cross Talk vs. Frequency @ VCC = 4.5 V Figure 8. Bandwidth vs. Frequency 0.005 2.5 0.0045 0.004 2 0.003 RON () THD (%) 0.0035 0.0025 0.002 1.5 25°C 85°C −40°C 1 0.0015 0.001 0.5 0.0005 0 10 100 1000 10000 100000 0.5 1.0 1.5 2.0 3.0 2.5 FREQUENCY (Hz) VIN (V) Figure 9. Total Harmonic Distortion Figure 10. On−Resistance vs. Input Voltage @ VCC = 2.7 V 1 2.5 0.9 85°C 0.8 0.7 2.7 V 2.0 25°C 0.6 RON () RON () 0 0.0 −40°C 0.5 0.4 1.5 3.0 V 3.6 V 1.0 0.3 0.2 4.5 V 0.5 0.1 0 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 0 0.0 4.5 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 VIN (V) VIN (V) Figure 11. On−Resistance vs. Input Voltage @ VCC = 4.5 V Figure 12. On−Resistance vs. Input Voltage http://onsemi.com 7 5.0 NLAS9041 DEVICE ORDERING INFORMATION Device Nomenclature Device Order Number NLAS9041DFT2G Circuit Indicator Technology Device Function Package Suffix Tape & Reel Suffix NL AS 9041 DFT 2 Package Type Tape & Reel Size† SC−88 (Pb−Free) 3000 / Tape & Reel †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. http://onsemi.com 8 NLAS9041 PACKAGE DIMENSIONS SC−88/SC70−6/SOT−363 CASE 419B−02 ISSUE W D e 6 5 4 1 2 3 HE DIM A A1 A3 b C D E e L HE −E− b 6 PL 0.2 (0.008) M E MILLIMETERS MIN NOM MAX 0.80 0.95 1.10 0.00 0.05 0.10 0.20 REF 0.10 0.21 0.30 0.10 0.14 0.25 1.80 2.00 2.20 1.15 1.25 1.35 0.65 BSC 0.10 0.20 0.30 2.00 2.10 2.20 INCHES NOM MAX 0.037 0.043 0.002 0.004 0.008 REF 0.004 0.008 0.012 0.004 0.005 0.010 0.070 0.078 0.086 0.045 0.049 0.053 0.026 BSC 0.004 0.008 0.012 0.078 0.082 0.086 MIN 0.031 0.000 M A3 SOLDERING FOOTPRINT* C A A1 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. 419B−01 OBSOLETE, NEW STANDARD 419B−02. 0.50 0.0197 L 0.65 0.025 0.65 0.025 0.40 0.0157 1.9 0.0748 SCALE 20:1 mm Ǔ ǒinches *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Email: [email protected] N. American Technical Support: 800−282−9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81−3−5773−3850 http://onsemi.com 9 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative NLAS9041/D