ISSI IS23SC1604-X8 16-kbit secured serial eeprom Datasheet

ISSI
®
IS23SC1604
16-KBIT SECURED SERIAL EEPROM
ADVANCE INFORMATION
APRIL 2003
FEATURES
DESCRIPTION
• 16K serial EEPROM with security features
IS23SC1604 is a low-cost, low-power, highly secured
16K bits (2K x 8) serial EEPROM. It is fabricated using
ISSI’s advanced CMOS technology.
• Comply with ISO/IEC Standard 7816-3
Synchronous Protocol
• Store and validate security codes
• Four protected application zones
• Provide transport code security
• Single 5V power supply for read/write/erase
operations
• Low power operation:
— 15 µA (max.) standby current
— 3 mA (max.) read current at 300 KHz
— 4 mA (max.) write/erase current
The security features of IS23SC1604 provide high levels
of memory security protection for smart card applications.
The memory is partitioned into four application zones.
Each individual application zone is protected by multiple
security codes from unauthorized read/write/erase
access to the zone. In addition, an internal security fuse
is available for the card issuer to fully personalize the
device before releasing it to customer.
The device also features an internal high-voltage charge
pump for memory programming, 1,000,000 write/erase
cycles and ten years of data retention.
• 2 ms read access time at 300 KHz;
5 ms write cycle time
• 300 KHz serial clock rate
• High ESD protection: > 4 KV
• High reliability:
— 1,000,000 erase/write cycles
— 10 years data retention
Pin Configuration: 8-pin Plastic DIP
• Standard CMOS Process
• Wide operating temperature range
— 0°C to +70°C Commercial; –40°C to +85°C
Industrial
• Data access only after validation of security
code
• Permanent invalidation of device upon eight
consecutive failed attempts to enter the correct
security code
Vcc
C1
C5
GND
RST
C2
C6
NC
CLK
C3
C7
I/O
FUS
C4
C8
PGM
• Separate read/write/erase access protections
for each application zone
• Allow the memory chip to be personalized if the
internal security fuse is not blown. If the internal
security fuse is blown, maximum security protection
of the memory will always be enabled.
Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability
arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any
published information and before placing orders for products.
Integrated Silicon Solution, Inc. — 1-800-379-4774
ADVANCE INFORMATION Rev. 00E
04/10/03
1
ISSI
IS23SC1604
®
Block Diagram
Vcc
POWER ON
RESET
GND
HIGHVOLTAGE
GENERATOR
2007 x 8
EEPROM
RST
PGM
ADDRESS DECODER
CLK
FUS
SECURITY LOGIC
I/O
(open drain)
(internal pull-downs on CLK, FUS, and PGM and internal pull-up on RST)
2
Integrated Silicon Solution, Inc. — 1-800-379-4774
ADVANCE INFORMATION Rev. 00E
04/10/03
ISSI
IS23SC1604
®
PIN NAMES(1)
ISO
PAD
PAD Name
Description
C1
8
Vcc
Supply Voltage
C2
7
RST
Reset
C3
6
CLK
Serial Clock and Address Control
C4
5
FUS
Security Fuse Pad
C5
4
GND
Ground
C6
3
NC
No Connect
C7
2
I/O
Bi-directional Data
C8
1
PGM
Programming Control
Note:
1. Pins CLK, FUS, and PGM have internal pull-downs. Pin RST has an internal pull-up.
PIN DESCRIPTIONS
Symbol
Card Contact
Name and Function
Vcc
C1
Supply Voltage
RST
C2
Reset: The device’s RST pin can be used to clear the internal address counter.
When CLK is LOW, a HIGH-to-LOW transition on RST resets the address
counter to zero, and the first bit of memory will be output on I/O after the
falling edge of RST. Also, the RST pin can be used to place the device in low
power standby mode by placing RST in HIGH logic state and both PGM and
FUS in LOW logic state. While RST is HIGH, the internal address counter will
not be incremented with CLK.
CLK
C3
Serial Clock and Address Control: This is the device data clock pin. It is
used to clock data bits into and out of the device. It also increments the
internal address counter.
FUS
C4
Security Fuse Pad: This pin is used by card issuer to personalize the device
before releasing it to the customer. When FUS pin is driven to logic HIGH state
and the state of the internal security fuse is HIGH (not blown), the issuer can
personalize the entire content of the memory with successful Security Code
(SC) validation. When FUS pin is driven to logic LOW state and the state of
the internal security fuse is HIGH (not blown), the full protection of the memory
is enabled and the security features of the device can be tested by the issuer.
After the device personalization is completed, the issuer should blow the
internal security fuse to logic LOW state so that the full protection of the
memory will always be enabled regardless of the state on FUS pin. (Refer to
IS23SC1604 Security Levels and also Blowing Internal Security Fuse.)
GND
C5
Ground
NC
C6
No Connect
I/O
C7
Serial Data Input and Output: This pin is where the data bit is shifted in and
out of the device when a clock pulse is applied to CLK pin.
PGM
C8
Programming Control: This pin is asserted HIGH to initiate memory write or
erase operation.
Integrated Silicon Solution, Inc. — 1-800-379-4774
ADVANCE INFORMATION Rev. 00E
04/10/03
3
ISSI
IS23SC1604
®
IS23SC1604 OPERATIONS
Power-On Reset (POR)
When the supply voltage is first applied to the device,
the device initiates POR. All the internal flags are clear
(refer to Definition of IS23SC1604 Internal Flags), and
the internal address counter is reset to zero.
Reset
With CLK LOW, a HIGH-to-LOW transition at RST
resets the address counter to zero. After the falling edge
of RST, the device outputs the first bit of the memory on
I/O pin. The reset operation will have no effect on any
internal flags (see AC Test Load).
Addressing
Addressing is handled by an internal address counter
which is incremented on the falling edge of CLK. When
the counter continues to increment past 16383, the
counter will roll over back to zero. The counter can also
be cleared to zero by the reset operation.
Read
If read access to a memory bit is enabled, the state of
the bit can be read out of the device by incrementing
the address counter to the bit location. The device
outputs the state of the read bit on the I/O pin after the
falling edge of the last clock pulse that increments the
address counter to the read bit location. However, if the
read access to the memory bit is inhibited, the state of
the data bit will not be output and the I/O pin will be
placed in high-impedance state ‘1’ (see Reset Timing
Diagram).
Compare
Compare operation allows users to input the security/
erase key code for the security/erase key code validation for read/write/erase access to protected application
zones (refer to Security/Erase Key Code Validation
Operation).
4
The compare operation latches the user’s input Security/
Erase Key bit into the device at the rising edge of CLK
and the bit comparison is performed on the next falling
edge of CLK. The compare and read operations are
executed in the same manner. The device distinguishes
between the two operations by testing the address
counter for security/erase key code location and the
state of corresponding security/erase key code valid
comparison flag (see Read Timing Diagram).
Write
If write access to a memory bit is enabled, the content
of the bit can be written over with a ‘0’ value by performing the following sequence: select PGM (logic HIGH
state), input ‘0’ on the I/O pin, change CLK from LOWto-HIGH, deselect PGM (logic LOW state), wait for 5 ms
programming delay, and then bring CLK down from
HIGH-to-LOW to complete the write operation. The new
state of the bit will be output at the end of the write
operation after the falling edge of CLK for data verification (see Compare Timing Diagram).
Erase
If erase access to a memory bit is enabled, the content
of the bit can be written over with a ‘1’ value with the
erase operation. Although erase is performed on single
bits, the erase operation writes FFH to the whole byte
which contains the erased bits because the memory is
organized into 8-bit bytes. The erase operation can be
executed by performing the following sequence: select
PGM (logic HIGH state), input ‘1’ on the I/O pin, change
CLK from LOW-to-HIGH, deselect PGM (logic LOW
state), wait for 5 msec programming delay, and then
bring CLK down from HIGH-to-LOW to complete the
erase operation. The new state of the bit will be output
at the end of the erase operation after the falling edge of
CLK for data verification (see Compare Timing Diagram).
Integrated Silicon Solution, Inc. — 1-800-379-4774
ADVANCE INFORMATION Rev. 00E
04/10/03
ISSI
IS23SC1604
®
Device Operations (1)
Operation
FUS
PGM
RST
CLK
Reset
X
X
INC/Read
X
0
0
The address counter is incremented and the first
bit is output after the falling edge of the clock if
read access to the bit location is enabled.
INC/CMP
X
0
0
Compare the input bit with the internal bit of the
memory (for Security/Erase Key codes validation).
The address counter is incremented on the falling
edge of CLK. The input bit is latched into the device
at the rising edge of CLK and the bit comparison
is done on the next falling edge of CLK.
Erase/Write
X
1
0
For write operation (write a ‘0’ to the current
address), a ‘0’ is placed on I/O before the rising
edge of CLK. For erase byte operation (write FFH
to the byte that contains the current bit), a ‘1’ is
placed on I/O before the rising edge of CLK. CLK
must stay HIGH for 5 ms during memory programming.
Verify
X
0
0
The new content of the current address will be
output after the falling edge of CLK for verification.
Standby
0
0
1
0
X
Description
The address counter is reset to zero and the
first bit of the memory is output after the falling
edge of RST.
The device is placed into standby mode. In this
mode, the address counter will not be incremented
with clock pulse when RST is HIGH.
Note:
1. X = Don’t Care.
Integrated Silicon Solution, Inc. — 1-800-379-4774
ADVANCE INFORMATION Rev. 00E
04/10/03
5
ISSI
IS23SC1604
®
ELECTRICAL CHARACTERISTICS
Absolute Maximum Ratings(1)
Symbol
Parameter
Min.
Max.
Unit
Vcc
Supply Voltage
–0.3
6
V
VI / VO
Input/Output Voltage
–0.3
6
V
TSTG
Storage Temperature
–40
125
°C
PMAX
Power Dissipation
—
60
mV
Note:
1. Stress greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device.
This is a stress rating only and functional operation of the device at these or any other conditions above those
indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions
for extended periods may affect reliability.
Operating Range
Range
Ambient Temperature
Vcc
Commercial
0 to +70°C
5V
Industrial
–40 to +85°C
5V
Capacitance (1,2)
Symbol
Parameter
Conditions
Max.
Unit
CIN
Input Capacitance
VIN = 0V
5
pF
COUT
Output Capacitance
VOUT = 0V
8
pF
Notes:
1. Tested initially and after any design or process changes that may affect these parameters.
2. Test conditions: TA = 25°C, Vcc = 5.0V + 10%; GND = 0V, f = 1 MHz.
DC Electrical Characteristics(1) (TA = 0°C to 70°C, Vcc = 5.0 + 10%, GND = 0V )
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Vcc
Supply Voltage
ICC
4.5
5.0
5.5
V
Supply Read/Compare Current
TA = 25°C,
FCLK = 300 KHz
—
—
3.0
mA
ICCP
Supply Write/Erase Current
TA = 25°C
—
—
4.0
mA
ICCSB
Standby Supply Current
TA = 25°C,
—
—
RST = 5V; FUS, CLK, PGM = 0V, IIO = 0 mA
15.0
µA
VIL
Input Low Level
–0.3
—
0.8
V
VIH
Input High Level
2.0
—
Vcc + 0.3
V
VOL
Output Low Level
—
—
0.4
V
ILI
Input Leakage Current
—
—
50
µA
ILH
I/O Leakage Current
—
—
50
µA
IOL = 1 mA
VOH = 5V Open Drain
Unit
Note:
1. There is a internal pull-up on pin RST. There are internal pull-downs on pins FUS, CLK, and PGM
6
Integrated Silicon Solution, Inc. — 1-800-379-4774
ADVANCE INFORMATION Rev. 00E
04/10/03
ISSI
IS23SC1604
®
AC Test Conditions
Parameter
Value
Input Pulse Levels
GND to 3.0V
Input Rise and Fall Time
5 ns
Input and Output Timing and Reference Level
0.8V and 2.0V
Output Load
100 pF
AC Test Load
Chip
GND
4.7K Ω
Test Point
I/O
100 pF
AC Electrical Characteristics (TA = 0 to 70°C, Vcc = 5.0V + 10%; GND = 0V)
Symbol
Parameter
Min.
Typ.
Max.
Unit
fCLK
Clock Frequency
—
—
300
KHz
tCLK
Clock Cycle Time
3.3
—
—
ms
tRH
RST Hold Time
0.1
—
—
ms
tDVR
Data Valid Reset to Address 0
—
—
2.0
ms
tCH
CLK Pulse Width (High)
0.2
—
—
ms
tCL
CLK Pulse Width (Low)
0.2
—
—
ms
tDV
Data Access
—
—
2.0
ms
tOH
Data Hold
0
—
—
ms
tSC
Data in Setup (CMP Instruction)
0
—
—
ms
tHC
Data in Hold (CMP Instruction)
0.2
—
—
ms
tCHP
CLK Pulse Width (High in Erase/Write)
5.0
—
—
ms
tDS
Data in Setup
0.2
—
—
ms
tDH
Data in Hold
0
—
—
ms
tSPR
PGM Setup
2.2
—
—
ms
tHPR
PGM Hold
0.2
—
—
ms
Integrated Silicon Solution, Inc. — 1-800-379-4774
ADVANCE INFORMATION Rev. 00E
04/10/03
7
ISSI
IS23SC1604
®
Reset Timing Diagram
Address = 0
Address
CLK
tRH
RST
tDVR
Output Data Valid
I/O
Read Timing Diagram
Ax + 1
Ax
Address
tCLK
CLK
tDV
tOH
tOH
I/O
8
Output Data Valid
Integrated Silicon Solution, Inc. — 1-800-379-4774
ADVANCE INFORMATION Rev. 00E
04/10/03
ISSI
IS23SC1604
®
Compare Timing Diagram
Ax
Address
CLK
tHC
tSC
tHC
Input Data Valid
I/O
Input Data Valid
Data is latched into the device
on the rising edge of CLK.
The bit compare is performed
on the falling edge of CLK.
Write/Erase Timing Diagram
Read
Address
Program
Verify
Ax+1
Ax
Ax
tCHP
CLK
tSPR
tHPR
tDV
tDV
PGM
tOH
I/O
tDH
tOH
tDS
Out Valid
Data
Integrated Silicon Solution, Inc. — 1-800-379-4774
ADVANCE INFORMATION Rev. 00E
04/10/03
tDH
Input Data Valid
Out Valid
Data
9
ISSI
IS23SC1604
®
IS23SC1604 MEMORY MAP
IS23SC1604 memory is divided into four Application
Zones. Each Application Zone has a corresponding access
security code, access attempts counter (only Application
Zone 1), erase key, erase attempts counter, and data
storage area. Below is the memory map table for
IS23SC1604:
Memory Map
Start Bit
Address
End Bit
Address
Fabrication Zone
0
15
16
0
1
2
IZ
Issuer Zone
16
79
64
2
9
8
SC
Security Code
80
95
16
10
11
2
SCAC
Security Code Attempts Counter
96
103
8
12
12
1
CPZ
Code Protected Zone
104
167
64
13
20
8
SC1
Application Zone 1 Security Code
168
183
16
21
22
2
S1AC
Application Zone 1 SC1 Attempts Counter
184
191
8
23
23
1
EZ1
Application Zone 1 Erase Key
192
207
16
24
25
2
E1AC
Application Zone 1 EZ1 Attempts Counter
208
215
8
26
26
1
AZ1
Application Zone 1
216
9775
9560
27
1221
1195
SC2
Application Zone 2 Security Code
9776
9791
16
1222
1223
2
EZ2
Application Zone 2 Erase Key
9792
9807
16
1224
1225
2
E2AC
Application Zone 2 EZ2 Attempts Counter
9808
9815
8
1226
1226
1
AZ2
Application Zone 2
9816
11863
2048 1227
1482
256
SC3
Application Zone 3 Security Code 11864
11879
16
1483
1484
2
EZ3
Application Zone 3 Erase Key
11880
11895
16
1485
1486
2
E3AC
Application Zone 3 EZ3 Attempts Counter
11896
11903
8
1487
1487
1
AZ3
Application Zone 3
11904
13951
2048 1488
1743
256
SC4
Application Zone 4 Security Code 13952
13967
16
1744
1745
2
EZ4
Application Zone 4 Erase Key
13968
13983
16
1746
1747
2
E4AC
Application Zone 4 EZ4 Attempts Counter
13984
13991
8
1748
1748
1
AZ4
Application Zone 4
13992
16039
2048 1749
2004
256
MTZ
Memory Test Zone
16040
16055
2006
2
Symbol
Description
FZ
Start ByteEnd Byte
Bits AddressAddress
Bytes
Application 1
Application 2
Application 3
Application 4
Total Addressable EEPROM Memory
Fuse
Internal Security Fuse
Last Bit Address
10
16
16056
16288
2005
2007
16303
16383
Integrated Silicon Solution, Inc. — 1-800-379-4774
ADVANCE INFORMATION Rev. 00E
04/10/03
ISSI
IS23SC1604
®
IS23SC1604 MEMORY PARTITIONS
Fabrication Zone (FZ)
This zone is programmed by the manufacturer. After the
zone is programmed, the manufacturer disables the write/
erase access to this zone so that it cannot be changed by
card issuer or card user.
Issuer Zone (IZ)
This zone can only be programmed by the issuer during
device personalization process.
Security Code (SC)
This code serves as master security password to access
to device’s memory. A special transport code is programmed into SC location by the manufacturer and it is
only made known to the issuer. This special code secures
the transport of the device between the manufacturer and
the issuer. After the issuer successfully validates the transport code, SC can be freely altered as wished. After the
internal security fuse is blown, SC protects the access to
the four application zones of the device.
Security Code Attempts Counter (SCAC)
Counts number of failed attempts to input the correct Security Code (SC) to the device. After eight consecutive
failed attempts, the device will be locked permanently.
Code Protected Zone (CPZ)
This zone is read access only. Access to erase or write to
this zone is protected by Security Code (SC).
Application Zone Security Codes (SC1, SC2, SC3, SC4)
These codes protect access to individual application zones
of the memory.
Application Zone Security Code Attempts
Counter (S1AC)
Counts number of failed attempts to input the correct Application Zone 1 Security Code to the device. After eight
consecutive failed attempts, the Application Zone 1 will
be locked permanently.
Application Zone Erase Keys Attempts
Counter (E1AC, E2AC, E3AC, E4AC)
Counts number of failed attempts to input the correct application zone erase key to the device. After eight consecutive failed attempts, the erasure of the corresponding application zone will never be allowed (refer to Memory
Access Table).
Application Zones (AZ1, AZ2, AZ3, AZ4)
Each application zone provides protected data storage
space for user application. The read, write and erase access to the application zone are controlled by the first two
bits of the zone as well as the corresponding application
zone security code and application zone erase key and
the Security Code (refer to Memory Access Table).
Memory Test Zone (MTZ)
There are no protections on this zone.
IS23SC1604 SECURITY LEVELS
There are two security levels available in IS23SC1604
which are controlled by the internal security fuse state
and FUS pin. At security level 1, the issuer has access to
the entire memory with successful Security Code (SC)
validation and the issuer is allowed to personalize the
content of the entire memory except the Fabrication Zone
(FZ). At security level 2, the memory is fully protected by
various security codes in the memory. When the card has
been personalized, the internal security fuse should be
blown to protect the card memory from unauthorized usage before the card is released to the customer (Refer to
Blowing Internal Security Fuse ). Once the security fuse
is blown, it cannot be changed again. Below is the truth
table that shows how the security level can be set with
the state of FUS input pin.
Security Levels
FUS pin
State of the Internal FUSE
Application Zone Erase Keys (EZ1, EZ2, EZ3, EZ4)
GND
Don’t Care
2
These keys protect individual application zones (AZ1, AZ2,
AZ3, AZ4) from unauthorized attempt to erase the zone.
Vcc
HIGH (FUSE not blown)
1
Vcc
LOW (FUSE blown)
2
Integrated Silicon Solution, Inc. — 1-800-379-4774
ADVANCE INFORMATION Rev. 00E
04/10/03
Security Level
11
ISSI
IS23SC1604
®
IS23SC1604 INTERNAL FLAGS
The IS23SC1604’s internal flags enable/disable the read,
write, and erase access to application zones (Refer to
Memory Access Table). All the flags are clear upon power-on
reset (POR). The flags can be set to logic ‘1’ state by validating
the corresponding security code through the validation process.
Once the flag is enabled (‘1’ state), it cannot be cleared by
any operations except POR.
Application Zone ‘n’ Erase Key
Valid Comparison Flag (Sn) where ‘n’ = 1, 2, 3 or 4.
This flag is set to ‘1’ after the Application Zone ‘n’ Erase
Key is validated (see Write/Erase Timing Diagram). This flag
provides protection for Application Zone ‘n’ from unauthorized erasure of the zone (refer to Memory Access Table).
Security Code Valid Comparison Flag (SV)
Application Zone ‘n’ write flag (Pn)
where ‘n’ = 1, 2, 3 or 4.
This flag is set to ‘1’ after the Security Code (SC) is validated
(see Security/Erase Key Code Validation). This flag protects an unpersonalized card from unauthorized usage. If
the card has already been personalized, this flag provides
master protection for the application zones (refer to Memory
Access Table).
This flag is set to ‘1’ if the first bit of Application Zone ‘n’ is
‘1’ (Bit address: 216 for zone 1, 9816 for zone 2, 11904 for
zone 3, or 13992 for zone 4). This flag enables write access
to the corresponding application zone (refer to Memory
Access Table).
Application Zone 1 Security Code
Valid Comparison Flag (S1)
This flag is set to ‘1’ after the Application Zone 1 Security
Code (SC1) is validated (see Security/Erase Key Code
Validation). This flag provides access protection for Application Zone 1 (refer to Memory Access Table).
Application Zone ‘n’ read flag (Rn)
where ‘n’ = 1, 2, 3 or 4.
This flag is set to ‘1’ when the second bit of Application
Zone ‘n’ is ‘1’ (Bit address: 217 for zone 1, 9817 for zone 2,
11905 for zone 3, or 13993 for zone 4). This flag enables
read access to the corresponding application zone (refer
to Memory Access Table).
Application Zone ‘m’ Security Code
Valid Comparison Flag (Sm) where ‘m’ = 2, 3 or 4.
This flag is set to ‘1’ after the Application Zone ‘m’ Security
Code is validated (see Security/Erase Key Code Validation). This flag provides access protection for Application
Zone ‘m’ (refer to Memory Access Table).
12
Integrated Silicon Solution, Inc. — 1-800-379-4774
ADVANCE INFORMATION Rev. 00E
04/10/03
ISSI
IS23SC1604
®
Security/Erase Key Code Validation
Operation
A.
Reset
B.
Read
C.
Compare
D.
Read
E.
Write
F.
Verify
G.
Erase
H.
I.
Verify Read
Address
0
1
2
RST
TCHP
TCHP
CLK
PGM
0
I/O
(mode)
Out
Out
Out
Out
In
In
In
In
0
0
Out Out Out
1
Out
0
0
In
Out
1
In
1
Out
Out
Out
Security/Erase
Code Flag
FZ, IZ, É
Security/Erase
Code Zone
(16-bits)
Security/Erase Code
Attempts Counter
SECURITY/ERASE KEY CODE VALIDATION OPERATION
(For SC, SC1, EZ1, EZ2, EZ3, and EZ4 validation)
C. Input the security/erase key code bit by bit for code validation.
H. If the comparison flag were successfully set to ‘1’, the
erasure of the attempt counter would be allowed and
the device would output a ‘1’ on I/O after the erase operation. Otherwise, the erasure of the attempt counter
would be blocked and a ‘0’ would be output on I/O. (The
content of the attempt counter remains unchanged.)
D. After security/erase key code entry, look for the first logic
‘1’ bit in security/erase key code attempts counter. If the
‘1’ bit is found, do not increment the address.
I. On the following edge of the clock, the address counter
is incremented and the state of the next bit is output on
I/O.
E. Write a ‘0’ over the ‘1’ bit in security/erase key code attempts counter at the current bit location.
Notes:
1. The address counter does not increment from steps E to H.
2. After eight consecutive failed attempts to validate the security/erase key code, the corresponding flag will be locked at ‘0’
permanently.
A. Reset the address counter to zero.
B. Send required number of clock pulses to increment the
address counter to security/erase key code location.
F. The chip outputs a ‘0’ after programming is done.
G. If the security/erase key code validation was successful, the corresponding comparison flag will be set to ‘1’
on the rising edge of PGM and the security/erase key
code attempts counter should be erased to reactivate
the eight allowable attempts. (The validation operation
can be aborted by setting CLK HIGH when PGM is still
LOW.)
Integrated Silicon Solution, Inc. — 1-800-379-4774
ADVANCE INFORMATION Rev. 00E
04/10/03
13
ISSI
IS23SC1604
®
Application Zone Security Code Validation
Operation
A.
Reset
B.
Read
C. and D.
Compare
E.
Read
Address
0
1
Out
Out
2
RST
CLK
I/O
(mode)
Out
Security/Erase
Code Flag
FZ, IZ, É
Out
In
In
In
In
In
Out
Security/Erase
Code Zone
(16-bits)
APPLICATION ZONE SECURITY CODE VALIDATION OPERATION
(For SC2, SC3, and SC4 validation)
A. Reset the address counter to zero.
B. Send required number of clock pulses to increment the
address counter to application zone security code location.
C. Input the application zone security code bit by bit for
code validation.
D. If the security code validation were successful, the
corresponding comparison flag would be set to ‘1’.
E. On the following edge of the clock, the address counter
is incremented and the state of the next bit is output on
I/O.
14
Integrated Silicon Solution, Inc. — 1-800-379-4774
ADVANCE INFORMATION Rev. 00E
04/10/03
ISSI
IS23SC1604
®
Blowing Internal Security Fuse
A.
Read
Operation Reset
B. and C.
Write
D.
Verify
Address
0
2
1
16288
0
RST
TCHP
CLK
PGM
I/O
(mode)
Out
Out
Out
Out
1
Out
0
In
0
Out
Out
Internal
Fuse State
FZ, IZ, É
Internal Fuse
BLOWING INTERNAL SECURITY FUSE
A. Set the address counter between 16288 and 16303.
B. Set FUS pin at Vcc or GND; set RST pin at Vcc.
C. Write ‘0’ to the current bit location.
D. The chip outputs a ‘0’ after programming is done. The
state of the internal security fuse is now ‘0’ (blown state).
Note:
1. SV flag must be enabled (HIGH state) to blow the internal
security fuse.
Integrated Silicon Solution, Inc. — 1-800-379-4774
ADVANCE INFORMATION Rev. 00E
04/10/03
15
ISSI
IS23SC1604
®
MEMORY ACCESS TABLE
Security Level One
At security level one (security fuse not blown and FUS pad at Vcc), the memory access is controlled by Security Code
Valid Comparison Flag (SV) and Application Zone ‘n’ read flag (Rn).
Memory Access Conditions At Security Level 1 (Device Personalization)
SV
Rn
Read
Erase
(Write ‘1’)
Write
(Write ‘0’)
Compare
FZ
X
X
Yes
No
No
No
IZ
0
1
X
X
Yes
Yes
No
Yes
No
Yes
No
No
SC
0
1
X
X
No
Yes
No
Yes
No
Yes
Yes
No
SCAC
0
1
X
X
Yes
Yes
No
Yes
Yes
Yes
No
No
CPZ
0
1
X
X
Yes
Yes
No
Yes
No
Yes
No
No
SCn
0
1
X
X
No
Yes
No
Yes
No
Yes
No
No
S1AC
0
1
X
X
Yes
Yes
No
Yes
No
Yes
No
No
EZn
0
1
X
X
No
Yes
No
Yes
No
Yes
No
No
EnAC
0
X
Yes
No
No
No
1
X
Yes
Yes
Yes
No
AZn
0
0
1
0
1
X
No
Yes
Yes
No
No
Yes
No
No
Yes
No
No
No
MTZ
X
X
Yes
Yes
Yes
No
Fields
Note:
1. ‘n’ corresponds to Application Zone ‘n’ where ‘n’ = 1, 2, 3, or 4.
16
Integrated Silicon Solution, Inc. — 1-800-379-4774
ADVANCE INFORMATION Rev. 00E
04/10/03
ISSI
IS23SC1604
®
MEMORY ACCESS TABLE
Security Level Two
At security level two (security fuse blown or FUS pad at GND), memory access is controlled by SV, Sn, Pn, Rn and En flags.
Memory Access Conditions At Security Level 2 (Product Release)
Fields
Erase
Write
(Write ‘1’) (Write ‘0’) Compare
SV
Sn
Pn
Rn
En
Read
FZ
X
X
X
X
X
Yes
No
No
No
IZ
X
X
X
X
X
Yes
No
No
No
SC
0
1
X
X
X
X
X
X
X
X
No
No
No
Yes
No
Yes
Yes
No
SCAC
0
1
X
X
X
X
X
X
X
X
Yes
Yes
No
Yes
Yes
Yes
No
No
CPZ
0
1
X
X
X
X
X
X
X
X
Yes
Yes
No
Yes
No
Yes
No
No
SCn
0
1
1
X
0
1
X
X
X
X
X
X
X
X
X
No
No
No
No
No
Yes
No
No
Yes
No
Yes
No
S1AC
0
1
1
X
0
1
X
X
X
X
X
X
X
X
X
Yes
Yes
Yes
No
No
Yes
No
Yes
Yes
No
No
No
EZn
0
1
1
1
X
0
1
1
X
X
X
X
X
X
X
X
X
0
0
1
No
No
No
No
No
No
No
Yes
No
No
No
Yes
No
No
Yes
No
EnAC
0
1
1
1
X
0
1
1
X
X
X
X
X
X
X
X
X
0
0
1
Yes
Yes
Yes
Yes
No
No
No
Yes
No
No
Yes
Yes
No
No
No
No
AZn
X
X
1
1
1
1
0
0
1
1
1
1
X
X
0
0
1
1
0
1
X
X
X
X
X
X
0
1
0
1
No
Yes
Yes
Yes
Yes
Yes
No
No
No
Yes
No
Yes
No
No
No
No
Yes
Yes
No
No
No
No
No
No
MTZ
X
X
X
X
X
Yes
Yes
Yes
No
Note:
1. ‘n’ corresponds to Application Zone ‘n’ where ‘n’ = 1, 2, 3, or 4.
Integrated Silicon Solution, Inc. — 1-800-379-4774
ADVANCE INFORMATION Rev. 00E
04/10/03
17
ISSI
IS23SC1604
®
ORDERING INFORMATION
Commercial Range: 0°C to +70°C
Order Part Number
Package
IS23SC1604-X2
IS23SC1604-X3
Sorted wafer
Dice in waffle pack after
backgrinding to 8-9 mil.
Dice in waffle pack after
backgrinding to 10-11 mil.
Sorted wafers on a ring
Individual modules
Taped modules
Blank Cards
300-mil Plastic DIP
IS23SC1604-X4
IS23SC1604-X5
IS23SC1604-X6
IS23SC1604-X7
IS23SC1604-X8
IS23SC1604-P
Industrial Range: –40°C to +85°C
Order Part Number
IS23SC1604-X2I
IS23SC1604-X3I
IS23SC1604-X4I
IS23SC1604-X5I
IS23SC1604-X6I
IS23SC1604-X7I
IS23SC1604-PI
Package
Sorted wafer
Dice in waffle pack after
backgrinding to 8-9 mil.
Dice in waffle pack after
backgrinding to 10-11 mil.
Sorted wafers on a ring
Individual modules
Taped modules
300-mil Plastic DIP
ISSI
®
Integrated Silicon Solution, Inc.
2231 Lawson Lane
Santa Clara, CA 95054
Tel: 1-800-379-4774
Fax: (408) 588-0806
E-mail: [email protected]
www.issi.com
18
Integrated Silicon Solution, Inc. — 1-800-379-4774
ADVANCE INFORMATION Rev. 00E
04/10/03