ATMEL ATA6631 Typically 10 î¼a supply current during sleep mode Datasheet

Features
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Supply Voltage up to 40V
Operating Voltage VS = 5V to 27V
Typically 10 µA Supply Current During Sleep Mode
Typically 40 µA Supply Current in Silent Mode
Linear Low-drop Voltage Regulator:
– Normal, Fail-safe, and Silent Mode
– ATA6629: VCC = 3.3V ±2%
– ATA6631: VCC = 5.0V ±2%
– Sleep Mode: VCC is Switched Off
VCC Undervoltage Detection with Reset Open Drain Output NRES (4 ms Reset Time)
Voltage Regulator is Short-circuit and Over-temperature Protected
LIN Physical Layer According to LIN 2.0, 2.1 and SAEJ2602-2
Wake-up Capability via LIN Bus (90 µs Dominant)
TXD Time-out Timer
Bus Pin is Overtemperature and Short-circuit Protected versus GND and Battery
Advanced EMC and ESD Performance
Fulfills the OEM “Hardware Requirements for LIN in Automotive Applications Rev.1.1”
Interference and Damage Protection According to ISO7637
Package: SO8
1. Description
LIN Bus
Transceiver
with Integrated
Voltage
Regulator
ATA6629
ATA6631
ATA6629/ATA6631 is a fully integrated LIN transceiver, designed according to the LIN
specification 2.0, 2.1 and SAEJ2602-2, with a low-drop voltage regulator
(3.3V/5V/50 mA). The combination of voltage regulator and bus transceiver makes it
possible to develop simple, but powerful, slave nodes in LIN Bus systems.
ATA6629/ATA6631 is designed to handle the low-speed data communication in
vehicles (for example, in convenience electronics). Improved slope control at the LIN
driver ensures secure data communication up to 20 kBaud with an RC oscillator for
the protocol handling. The bus output is designed to withstand high voltage. Sleep
Mode (voltage regulator switched off) and Silent Mode (communication off; V CC
voltage on) guarantee minimized current consumption.
9165B–AUTO–05/10
Figure 1-1.
Block Diagram
ATA6629/ATA6631
1
VS
4
LIN
8
VCC
7
NRES
VCC
5 kΩ
RXD
Normal and
Fail-safe
Mode
Receiver
5
+
RF-filter
VCC
Wake-up bus timer
TXD
EN
2
GND
3
Slew rate control
TXD
Time-out
timer
6
Short-circuit and
overtemperature
protection
Normal/Silent/
Fail-safe Mode
3.3V/50 mA/±2%
5V/50 mA/±2%
Sleep
mode
Control
VCC
unit
switched
off
Undervoltage reset
2. Pin Configuration
Figure 2-1.
Pinning SO8
VS
EN
GND
LIN
Table 2-1.
Pin
2
1
2
3
4
8
7
6
5
VCC
NRES
TXD
RXD
Pin Description
Symbol
Function
1
VS
Battery supply
2
EN
Enables Normal Mode if the input is high
3
GND
4
LIN
LIN bus line input/output
5
RXD
Receive data output
6
TXD
Transmit data input
7
NRES
Output undervoltage reset, low at reset
8
VCC
Output voltage regulator 3.3V/5V/50 mA
Ground, heat sink
ATA6629/ATA6631
9165B–AUTO–05/10
ATA6629/ATA6631
3. Functional Description
3.1
Physical Layer Compatibility
Since the LIN physical layer is independent from higher LIN layers (e.g., LIN protocol layer), all
nodes with a LIN physical layer according to revision 2.x can be mixed with LIN physical layer
nodes, which are according to older versions (i.e., LIN 1.0, LIN 1.1, LIN 1.2, LIN 1.3) without any
restrictions.
3.2
Supply Pin (VS)
LIN operating voltage is VS = 5V to 27V. An undervoltage detection is implemented to disable
transmission if VS falls below 5V, in order to avoid false bus messages. After switching on VS,
the IC starts with the Fail-safe Mode and the voltage regulator is switched on (i.e.,
3.3V/5V/50 mA).
The supply current in Sleep Mode is typically 10 µA and 40 µA in Silent Mode.
3.3
Ground Pin (GND)
The IC does not affect the LIN Bus in the event of GND disconnection. It is able to handle a
ground shift up to 11.5% of VS.
3.4
Voltage Regulator Output Pin (VCC)
The internal 3.3V/5V voltage regulator is capable of driving loads with up to 50 mA, supplying
the microcontroller and other ICs on the PCB and is protected against overload by means of
current limitation and overtemperature shut-down. Furthermore, the output voltage is monitored
and will cause a reset signal at the NRES output pin if it drops below a defined threshold Vthun.
3.5
Undervoltage Reset Output (NRES)
If the VCC voltage falls below the undervoltage detection threshold Vthun, NRES switches to low
after tres_f (Figure 6-1 on page 14). Even if V CC = 0V the NRES stays low, because it is
internally driven from the VS voltage. If VS voltage ramps down, NRES stays low until VS < 1.5V
and then becomes highly resistant.
The implemented undervoltage delay keeps NRES low for tReset = 4 ms after VCC reaches its
nominal value.
3.6
Bus Pin (LIN)
A low-side driver with internal current limitation and thermal shutdown as well as an internal
pull-up resistor according to LIN specification 2.x is implemented. The voltage range is from
–27V to +40V. This pin exhibits no reverse current from the LIN bus to VS, even in the event of a
GND shift or VBatt disconnection. The LIN receiver thresholds are compatible with the LIN
protocol specification.
The fall time (from recessive to dominant) and the rise time (from dominant to recessive) are
slope controlled.
3
9165B–AUTO–05/10
3.7
Input/Output (TXD)
In Normal Mode the TXD pin is the microcontroller interface to control the state of the LIN output.
TXD must be pulled to ground in order to drive the LIN bus low. If TXD is high or unconnected
(internal pull-up resistor), the LIN output transistor is turned off and the bus is in the recessive
state. During Fail-safe Mode, this pin is used as output and is signalling the fail-safe source.
3.8
Dominant Time-out Function (TXD)
The TXD input has an internal pull-up resistor. An internal timer prevents the bus line from being
driven permanently in the dominant state. If TXD is forced to low longer than tDOM > 27 ms, the
LIN bus driver is switched to the recessive state. Nevertheless, when switching to Sleep Mode,
the actual level at the TXD pin is relevant.
To reactivate the LIN bus driver, switch TXD to high (> 10 µs).
3.9
Output Pin (RXD)
This pin reports the state of the LIN bus to the microcontroller. LIN high (recessive state) is
reported by a high level at RXD; LIN low (dominant state) is reported by a low level at RXD. The
output has an internal pull-up resistor with typically 5 kΩ to VCC. The AC characteristics are
measured with an external load capacitor of 20 pF.
The output is short-circuit protected. In Unpowered Mode (that is, VS = 0V), RXD is switched off.
3.10
Enable Input Pin (EN)
The Enable Input pin controls the operation mode of the device. If EN is high, the circuit is in
Normal Mode, with transmission paths from TXD to LIN and from LIN to RXD both active. The
VCC voltage regulator operates with 3.3V/5V/50 mA output capability.
If EN is switched to low while TXD is still high, the device is forced to Silent Mode. No data transmission is then possible, and the current consumption is reduced to IVS typ. 40 µA. The VCC
regulator has its full functionality.
If EN is switched to low while TXD is low, the device is forced to Sleep Mode. No data transmission is possible, and the voltage regulator is switched off.
4
ATA6629/ATA6631
9165B–AUTO–05/10
ATA6629/ATA6631
4. Mode of Operation
Figure 4-1.
Mode of Operation
a: VS > VSthF
Unpowered Mode
(See section 4.5)
b
b: VS < VSthU
c: Bus wake-up event
d: NRES switches to low
a
Fail-safe Mode
b
b
VCC: 3.3V/5V/50 mA
with undervoltage monitoring
Communication: OFF
d
EN = 1
c+d
EN = 1
c
Go to silent command
b
EN = 0
Silent Mode
TXD = 1
Local wake-up event
Normal Mode
EN = 1
VCC: 3.3V/5V/50 mA
with undervoltage
monitoring
VCC: 3.3V/5V/50 mA
with undervoltage monitoring
Communication: OFF
Go to sleep command
EN = 0
Communication: ON
Sleep Mode
TXD = 0
VCC: switched off
Communication: OFF
Table 4-1.
Mode of Operation
Mode of Operation
Transceiver
VCC
LIN
Fail safe
OFF
3.3V/5V
Recessive
Normal
ON
3.3V/5V
TXD depending
Silent
OFF
3.3V/5V
Recessive
Sleep
OFF
0V
Recessive
5
9165B–AUTO–05/10
4.1
Normal Mode
This is the normal transmitting and receiving mode of the LIN Interface, in accordance with LIN
specification 2.x. The VCC voltage regulator operates with a 3.3V/5V output voltage, with a low
tolerance of ±2% and a maximum output current of 50 mA.
If an undervoltage condition occurs, NRES is switched to low and the IC changes its state to
Fail-safe Mode.
4.2
Silent Mode
A falling edge at EN while TXD is high switches the IC into Silent Mode. The TXD Signal has to
be logic high during the Mode Select window (Figure 4-3 on page 7). The transmission path is
disabled in Silent Mode. The overall supply current from V Batt is a combination of the
IVSsi = 40 µA plus the VCC regulator output current IVCCs.
Figure 4-2.
Switch to Silent Mode
Normal Mode
Silent Mode
EN
TXD
Mode select window
td = 3.2 µs
NRES
VCC
Delay time silent mode
td_silent = maximum 20 µs
LIN
LIN switches directly to recessive mode
The 3.3V/5V regulator with 2% tolerance can source up to 50 mA. In Silent Mode the internal
slave termination between pin LIN and pin VS is disabled to minimize the current consumption in
case pin LIN is short-circuited to GND. Only a weak pull-up current (typically 10 µA) between pin
LIN and pin VS is present. The Silent Mode can be activated independently from the current
level on pin LIN.
If an undervoltage condition occurs, NRES is switched to low and the ATA6629/ATA6631
changes its state to Fail-safe Mode.
6
ATA6629/ATA6631
9165B–AUTO–05/10
ATA6629/ATA6631
A voltage less than the LIN Pre-wake detection V LINL at pin LIN activates the internal LIN
receiver and starts the wake-up detection timer.
A falling edge at the LIN pin followed by a dominant bus level maintained for a certain time
period (tbus) and the following rising edge at pin LIN (see Figure 4-3 on page 7) results in a
remote wake-up request which is only possible if TXD is high. The device switches from Silent
Mode to Fail-safe Mode, then the internal LIN slave termination resistor is switched on. The
remote wake-up request is indicated by a low level at pin RXD and TXD to interrupt the microcontroller (Figure 4-3 on page 7). EN high can be used to switch directly to Normal Mode.
Figure 4-3.
LIN Wake-up Waveform Diagram from Silent Mode
Bus wake-up filtering time
tbus
Fail-safe mode
Normal mode
LIN bus
RXD
High
TXD
High
VCC
Low
High
Silent mode 3.3V/5V/50 mA
Fail-safe mode 3.3V/5V/50 mA
Normal mode
EN High
EN
NRES
Undervoltage detection active
7
9165B–AUTO–05/10
4.3
Sleep Mode
A falling edge at EN while TXD is low switches the IC into Sleep Mode. The TXD Signal has to
be logic low during the Mode Select window (Figure 4-5 on page 9).
Figure 4-4.
Switch to Sleep Mode
Sleep Mode
Normal Mode
EN
Mode select window
TXD
td = 3.2 µs
NRES
VCC
Delay time sleep mode
td_sleep = maximum 20 µs
LIN
LIN switches directly to recessive mode
In order to avoid any influence to the LIN-pin during switching into sleep mode it is possible to
switch the EN up to 3.2 µs earlier to Low than the TXD. Therefore, the best an easiest way are
two falling edges at TXD and EN at the same time.
In Sleep Mode the transmission path is disabled. Supply current from V Batt is typically
IVSsleep = 10 µA. The VCC regulator is switched off; NRES and RXD are low. The internal slave
termination between pin LIN and pin VS is disabled to minimize the current consumption in case
pin LIN is short-circuited to GND. Only a weak pull-up current (typically 10 µA) between pin LIN
and pin VS is present. The Sleep Mode can be activated independently from the current level on
pin LIN.
8
ATA6629/ATA6631
9165B–AUTO–05/10
ATA6629/ATA6631
A voltage less than the LIN Pre-wake detection V LINL at pin LIN activates the internal LIN
receiver and starts the wake-up detection timer.
A falling edge at the LIN pin followed by a dominant bus level maintained for a certain time
period (tbus) and a following rising edge at pin LIN results in a remote wake-up request. The
device switches from Sleep Mode to Fail-safe Mode.
The VCC regulator is activated, and the internal LIN slave termination resistor is switched on. The
remote wake-up request is indicated by a low level at RXD and TXD to interrupt the microcontroller (Figure 4-5 on page 9).
EN high can be used to switch directly from Sleep/Silent to Fail-safe Mode. If EN is still high after
VCC ramp up and undervoltage reset time, the IC switches to Normal Mode.
Figure 4-5.
LIN Wake-up Diagram from Sleep Mode
Bus wake-up filtering time
tbus
Fail-safe Mode
Low or floating
Low
Normal Mode
LIN bus
RXD
High
TXD
VCC
voltage
regulator
On state
Off state
Regulator wake-up time
EN High
EN
Reset
time
NRES
Low or floating
Microcontroller
start-up time delay
9
9165B–AUTO–05/10
4.4
Sleep or Silent Mode: Behavior at a Floating LIN-bus or a Short Circuited LIN to GND
In Sleep or in Silent Mode the device has a very low current consumption even during
short-circuits or floating conditions on the bus. A floating bus can arise if the Master pull-up
resistor is missing, e.g., if it is switched off when the LIN- Master is in sleep mode or even if the
power supply of the Master node is switched off.
In order to minimize the current consumption IVS in sleep or silent mode during voltage levels at
the LIN-pin below the LIN pre-wake threshold, the receiver is activated only for a specific time
tmon. If tmon elapses while the voltage at the bus is lower than Pre-wake detection low (VLINL)
and higher than the LIN dominant level, the receiver is switched off again and the circuit
changes back to sleep respectively Silent Mode. The current consumption is then the result of
IVSsleep or IVSsilent plus ILINwake. If a dominant state is reached on the bus no wake-up will occur.
Even if the voltage rises above the Pre-wake detection high (VLINH), the IC will stay in sleep
respectively silent mode (see Figure 4-6).
This means the LIN-bus must be above the Pre-wake detection threshold VLINH for a few microseconds before a new LIN wake-up is possible.
Figure 4-6.
Floating LIN-bus During Sleep or Silent Mode
LIN Pre-wake
VLINL
LIN BUS
LIN dominant state
VBUSdom
tmon
IVSfail
IVS
IVSsleep/silent
Mode of
operation
Sleep/Silent Mode
Int. Pull-up
Resistor
RLIN
IVSsleep
+ ILINwake
IVSsleep
Wake-up Detection Phase
Sleep/Silent Mode
off (disabled)
If the ATA6629/ATA6631 is in Sleep or Silent Mode and the voltage level at the LIN-bus is in
dominant state (VLIN < VBUSdom) for a time period exceeding tmon (during a short circuit at LIN, for
example), the IC switches back to Sleep Mode respectively Silent Mode. The V S current
consumption then consists of IVSsleep or IVSsilent plus ILINWAKE. After a positive edge at pin LIN the
IC switches directly to Fail-safe Mode (see Figure 4-7 on page 11).
10
ATA6629/ATA6631
9165B–AUTO–05/10
ATA6629/ATA6631
Figure 4-7.
Short Circuit to GND on the LIN bus During Sleep- or Silent Mode
LIN Pre-wake
VLINL
LIN BUS
LIN dominant state
VBUSdom
tmon
tmon
IVS
Mode of
operation
IVSsleep/silent
+ ILINwake
Wake-up Detection Phase
Sleep/Silent
Mode
IVSsleep/silent
Sleep/Silent Mode
Int. Pull-up
Resistor
RLIN
4.5
IVSfail
off (disabled)
Fail-Safe Mode
on (enabled)
Fail-safe Mode
The device automatically switches to Fail-safe Mode at system power-up. The voltage regulator
is switched on (VCC = 3.3V/5V/2%/50 mA) (see Figure 6-1 on page 14). The NRES output
switches to low for tres = 4 ms and gives a reset to the microcontroller. LIN communication is
switched off. The IC stays in this mode until EN is switched to high. The IC then changes to
Normal Mode. A power down of VBatt (VS < VSth) during Silent or Sleep Mode switches the IC
into Fail-safe Mode after power up. A low at NRES switches the IC into Fail-safe Mode directly.
During Fail-safe Mode the TXD pin is an output and signals the fail-safe source.
The LIN SBC can operate in different Modes, like Normal, Silent or Sleep Mode. The functionality of these Modes is described in Table 4-2.
Table 4-2.
TXD, RXD Depending from Operation Modes
Different Modes
TXD
RXD
Fail-safe Mode
Signalling fail-safe sources (see Table 4-3)
Normal Mode
Follows data transmission
Silent and Sleep Mode
High
High
11
9165B–AUTO–05/10
A wake-up event from either Silent or Sleep Mode will be signalled to the microcontroller using
the two pins RXD and TXD. The coding is shown in Table 4-3.
A wake-up event will lead the IC to the Fail-safe Mode.
Table 4-3.
Signalling Fail-safe Sources
Fail-safe Sources
4.6
TXD
RXD
LIN wake up (pin LIN)
Low
Low
VSth (battery) undervoltage detection
High
Low
Unpowered Mode
If you connect battery voltage to the application circuit, the voltage at the VS pin increases
according to the block capacitor (see Figure 6-1 on page 14). After VS is higher than the VS
undervoltage threshold VSth, the IC mode changes from Unpowered Mode to Fail-safe Mode.
The VCC output voltage reaches its nominal value after tVCC. This time, tVCC, depends on the
VCC capacitor and the load.
The NRES is low for the reset time delay treset . During this time, treset, no mode change is
possible.
IF VS drops below VSth, then the IC switches to Unpowered Mode. The behaviour of VCC,
NRES and LIN is shown in Figure 4-8.
Figure 4-8.
VCC versus VS for the VCC = 3.3V Regulator
6 .0
5.5
5.0
Regulator drop voltage VD
V in V
4 .5
LIN
4 .0
3 .5
3 .0
2 .5
VS
NRES
2 .0
1.5
VCC
1.0
0 .5
0 .0
0 .0
0 .5
1.0
1.5
2 .0
2 .5
3 .0
3 .5
4 .0
4 .5
5.0
5.5
6 .0
VS in V
12
ATA6629/ATA6631
9165B–AUTO–05/10
ATA6629/ATA6631
5. Fail-safe Features
• During a short-circuit at LIN to VBattery , the output limits the output current to IBUS_LIM. Due to
the power dissipation, the chip temperature exceeds TLINoff and the LIN output is switched off.
The chip cools down and after a hysteresis of Thys, switches the output on again. RXD stays
on high because LIN is high. During LIN overtemperature switch-off, the VCC regulator is
working independently.
• During a short-circuit from LIN to GND the IC can be switched into Sleep or Silent Mode and
even in this case the current consumption is lower than 45 µA in Sleep Mode and lower than
80 µA in Silent Mode. If the short-circuit disappears, the IC starts with a remote wake-up.
• Sleep or Silent Mode: During a floating condition on the bus the IC switches back to Sleep
Mode/Silent Mode automatically and thereby the current consumption is lower than
45 µA/80 µA.
• The reverse current is < 2 µA at pin LIN during loss of VBatt . This is optimal behavior for bus
systems where some slave nodes are supplied from battery or ignition.
• During a short circuit at VCC, the output limits the output current to IVCClim. Because of
undervoltage, NRES switches to low and sends a reset to the microcontroller. The IC
switches into Fail-safe Mode. If the chip temperature exceeds the value TVCCoff, the VCC
output switches off. The chip cools down and after a hysteresis of Thys, switches the output on
again. Because of Fail-safe Mode, the VCC voltage will switch on again although EN is
switched off from the microcontroller.The microcontroller can then start with normal
operation.
• Pin EN provides a pull-down resistor to force the transceiver into Recessive Mode if EN is
disconnected.
• Pin RXD is set floating if VBatt is disconnected.
• Pin TXD provides a pull-up resistor to force the transceiver into Recessive Mode if TXD is
disconnected.
• If TXD is short-circuited to GND, it is possible to switch to Sleep Mode via ENABLE after
t > tdom.
13
9165B–AUTO–05/10
6. Voltage Regulator
Figure 6-1.
VCC Voltage Regulator: Ramp Up and Undervoltage
VS
12V
5.5V/3.8V
VCC
5V/3.3V
Vthun
tVCC
tReset
tres_f
NRES
5V/3.3V
The voltage regulator needs an external capacitor for compensation and to smooth the disturbances from the microcontroller. It is recommended to use an electrolytic capacitor with
C > 1.8 µF and a ceramic capacitor with C = 100 nF. The values of these capacitors can be
varied by the customer, depending on the application.
With this special SO8 package (fused lead frame to pin 3) an Rthja of 80 K/W is achieved.
Therefore, it is recommended to connect pin 3 with a wide GND plate on the printed board to get
a good heat sink.
The main power dissipation of the IC is created from the V CC output current IVCC , which is
needed for the application.
Figure 6-2 shows the safe operating area of the ATA6629/ATA6631.
14
ATA6629/ATA6631
9165B–AUTO–05/10
ATA6629/ATA6631
Figure 6-2.
Power Dissipation: Save Operating Area versus VCC Output Current and Supply
Voltage VS at Different Ambient Temperatures Due to Rthja = 80 K/W
60.00
Tamb = 85°C
50.00
Tamb = 95°C
IVCC (mA)
40.00
Tamb = 105°C
30.00
20.00
10.00
0.00
5
6
7
8
9
10
11
12
13 14
15
16
17 18
19
VS (V)
For programming purposes of the microcontroller, it is potentionally necessary to supply the VCC
output via an external power supply while the VS Pin of the system basis chip is disconnected.
This behavior is no problem for the system basis chip.
15
9165B–AUTO–05/10
7. Absolute Maximum Ratings
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating
only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this
specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Parameters
Symbol
Min.
Supply voltage VS
VS
–0.3
Pulse time ≤ 500 ms
Ta = 25°C
Output current IVCC ≤ 50 mA
Pulse time ≤ 2 min
Ta = 25°C
Output current IVCC ≤ 50 mA
Max.
Unit
+40
V
VS
+40
V
VS
27
V
Logic pins (RxD, TxD, EN, NRES)
Output current NRES
Typ.
–0.3
INRES
+5.5
V
+2
mA
LIN
- DC voltage
–27
+40
V
VCC
- DC voltage
–0.3
+5.5
V
ESD according to IBEE LIN EMC
Test specification 1.0 following IEC 61000-4-2
- Pin VS, LIN to GND
±6
KV
ESD HBM following STM5.1
with 1.5 kΩ/100 pF
- Pin VS, LIN to GND
±6
KV
±3
KV
CDM ESD STM 5.3.1
±750
V
Machine Model ESD
AEC-Q100-RevF(003)
±200
V
HBM ESD
ANSI/ESD-STM5.1
JESD22-A114
AEC-Q100 (002)
Junction temperature
Tj
–40
+150
°C
Storage temperature
Ts
–55
+150
°C
Symbol
Min.
Max.
Unit
145
K/W
8. Thermal Characteristics
Parameters
Thermal resistance junction to ambient
(free air)
Special heat sink at GND (pin 3) on PCB
Typ.
Rthja
Rthja
80
K/W
Thermal shutdown of VCC regulator
TVCCoff
150
160
170
°C
Thermal shutdown of LIN output
TLINoff
150
160
170
°C
Thermal shutdown hysteresis
16
Thys
10
°C
ATA6629/ATA6631
9165B–AUTO–05/10
ATA6629/ATA6631
9. Electrical Characteristics
5V < VS < 27V, –40°C < Tj < 150°C; unless otherwise specified all values refer to GND pins.
No.
Pin
Symbol
Min.
Typ.
Max.
Unit
Type*
VS
VS
5
13.5
27
V
A
Sleep Mode
VLIN > VS – 0.5V
VS < 14V
VS
IVSsleep
3
10
14
µA
A
Sleep Mode, VLIN = 0V
Bus shorted to GND
VS < 14V
VS
IVSsleep_short
6
17
30
µA
A
Bus recessive
VS < 14V (Tj = 25°C)
Without load at VCC
VS
IVSsi
20
35
45
µA
A
Bus recessive
VS < 14V (Tj = 125°C)
Without load at VCC
VS
IVSsi
25
40
50
µA
A
Silent Mode
VS < 14V
Bus shorted to GND
Without load at VCC
VS
IVSsi_short
25
50
80
µA
A
1.4
Bus recessive
Supply current in Normal
VS < 14V
Mode
Without load at VCC
VS
IVSrec
0.3
0.8
mA
A
1.5
Bus dominant
Supply current in Normal
VS < 14V
Mode
VCC load current 50 mA
VS
IVSdom
50
53
mA
A
1.6
Supply current in
Fail-safe Mode
Bus recessive
VS < 14V
Without load at VCC
VS
IVSfail
0.35
0.53
mA
A
1.7
VS undervoltage
threshold
Switch to Unpowered Mode
VS
VSthU
4
4.2
4.4
V
A
Switch to Fail-safe Mode
VS
VSthF
4.3
4.5
4.9
V
A
1.8
VS undervoltage
hysteresis
VS
VSth_hys
V
A
2
RXD Output Pin
RXD
IRXD
8
mA
A
0.4
V
A
7
kΩ
A
1
1.1
1.2
1.3
Parameters
Test Conditions
VS Pin
Nominal DC voltage
range
Supply current in Sleep
Mode
Supply current in Silent
Mode
Normal Mode
VLIN = 0V, VRXD = 0.4V
0.3
2.1
Low level output sink
current
2.2
Low level output voltage IRXD = 1 mA
RXD
VRXDL
2.3
Internal resistor to VCC
RXD
RRXD
3
1.3
2.5
5
3
TXD Input/Output Pin
3.1
Low level voltage input
TXD
VTXDL
–0.3
+0.8
V
A
3.2
High level voltage input
TXD
VTXDH
2
VCC +
0.3V
V
A
3.3
Pull-up resistor
VTXD = 0V
TXD
RTXD
125
400
kΩ
A
3.4
High level leakage
current
VTXD = VCC
TXD
ITXD
–3
+3
µA
A
250
*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter
17
9165B–AUTO–05/10
9. Electrical Characteristics (Continued)
5V < VS < 27V, –40°C < Tj < 150°C; unless otherwise specified all values refer to GND pins.
No.
Parameters
3.5
Fail-safe Mode
Low level output sink
VLIN = VS
current at local wake-up
VWAKE = 0V
request
VTXD = 0.4V
4
4.1
Pin
Symbol
Min.
Typ.
Max.
Unit
Type*
TXD
ITXDwake
2
2.5
8
mA
A
EN
VENL
–0.3
+0.8
V
A
VCC +
0.3V
V
A
200
kΩ
A
+3
µA
A
VNRESL
0.14
V
A
0.2
V
A
6
ms
A
EN Input Pin
Low level voltage input
4.2
High level voltage input
4.3
Pull-down resistor
4.4
Low level input current
5
Test Conditions
EN
VENH
2
VEN = VCC
EN
REN
50
VEN = 0V
EN
IEN
–3
125
NRES Open Drain Output Pin
5.1
Low level output voltage
VS ≥ 5.5V
INRES = 1 mA
NRES
5.2
Low level output low
10 kΩ to 5V
VCC = 0V
NRES
VNRESLL
5.3
Undervoltage reset time
VVS ≥ 5.5V
CNRES = 20 pF
NRES
tReset
2
5.4
Reset debounce time for VVS ≥ 5.5V
falling edge
CNRES = 20 pF
NRES
tres_f
1.5
10
µs
A
6
4
VCC Voltage Regulator ATA6629
6.1
Output voltage VCC
4V < VS < 18V
(0 mA to 50 mA)
VCC
VCCnor
3.234
3.366
V
A
6.2
Output voltage VCC at
low VS
3V < VS < 4V
VCC
VCClow
VVS –
VDrop
3.366
V
A
6.3
Regulator drop voltage
VS > 3V, IVCC = –15 mA
VCC
VD1
200
mV
A
6.4
Regulator drop voltage
VS > 3V, IVCC = –50 mA
VCC
VD2
500
700
mV
A
6.5
Line regulation
maximum
4V < VS < 18V
VCC
VCCline
0.1
0.2
%
A
6.6
Load regulation
maximum
5 mA < IVCC < 50 mA
VCC
VCCload
0.1
0.5
%
A
6.7
Power supply ripple
rejection
10 Hz to 100 kHz
CVCC = 10 µF
VS = 14V, IVCC = –15 mA
dB
D
6.8
Output current limitation VS > 4V
mA
A
6.9
Load capacity
µF
D
6.10
V
A
mV
A
µs
A
50
VCC
IVCCs
–240
–160
0.2Ω < ESR < 5Ω at
100 kHz
VCC
Cload
1.8
10
VCC undervoltage
threshold
Referred to VCC
VS > 4V
VCC
VthunN
2.8
6.11
Hysteresis of
undervoltage threshold
Referred to VCC
VS > 4V
VCC
Vhysthun
150
6.12
Ramp up time VS > 4V
to VCC = 3.3V
CVCC = 2.2 µF
Iload = –5 mA at VCC
VCC
tVCC
320
7
–85
3.2
500
VCC Voltage Regulator ATA6631
*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter
18
ATA6629/ATA6631
9165B–AUTO–05/10
ATA6629/ATA6631
9. Electrical Characteristics (Continued)
5V < VS < 27V, –40°C < Tj < 150°C; unless otherwise specified all values refer to GND pins.
No.
Parameters
Test Conditions
Pin
Symbol
Min.
7.1
Output voltage VCC
5.5V < VS < 18V
(0 mA to 50 mA)
VCC
VCCnor
7.2
Output voltage VCC at
low VS
4V < VS < 5.5V
VCC
VCClow
7.3
Regulator drop voltage
VS > 4V, IVCC = –20 mA
VCC
VD1
7.4
Regulator drop voltage
VS > 4V, IVCC = –50 mA
VCC
VD2
7.5
Regulator drop voltage
VS > 3.3V, IVCC = –15 mA
VCC
VD3
7.6
Line regulation
maximum
5.5V < VS < 18V
VCC
VCCline
7.7
Load regulation
maximum
5 mA < IVCC < 50 mA
VCC
VCCload
7.8
Power supply ripple
rejection
10 Hz to 100 kHz
CVCC = 10 µF
VS = 14V, IVCC = –15 mA
7.9
Output current limitation VS > 5.5V
7.10
Load capacity
7.11
Typ.
Max.
Unit
Type*
4.9
5.1
V
A
VVS – VD
5.1
V
A
250
mV
A
400
600
mV
A
200
mV
A
0.1
0.2
%
A
0.1
0.5
%
A
dB
D
mA
A
µF
D
V
A
mV
A
µs
A
50
VCC
IVCCs
–240
–160
0.2Ω < ESR < 5Ω at
100 kHz
VCC
Cload
1.8
10
VCC undervoltage
threshold
Referred to VCC
VS > 5.5V
VCC
VthunN
4.2
7.12
Hysteresis of
undervoltage threshold
Referred to VCC
VS > 5.5V
VCC
Vhysthun
250
7.13
Ramp up time VS > 5.5V CVCC = 2.2 µF
to VCC = 5V
Iload = –5 mA at VCC
VCC
TVCC
320
8
–85
4.8
500
LIN Bus Driver: Bus Load Conditions:
Load 1 (Small): 1 nF, 1 kΩ; Load 2 (Large): 10 nF, 500Ω; Internal Pull-up RRXD = 5 kΩ ; CRXD = 20 pF, Load 3 (Medium): 6.8
nF, 660Ω characterized on samples
10.7 and 10.8 Specifies the Timing Parameters for Proper Operation at 20 kBit/s and 10.9 and 10.10 at 10,4 kBit/s
8.1
Driver recessive output
voltage
Load1/Load2
LIN
VBUSrec
8.2
Driver dominant voltage
VVS = 7V
Rload = 500Ω
LIN
8.3
Driver dominant voltage
VVS = 18V
Rload = 500Ω
8.4
Driver dominant voltage
8.5
0.9 × VS
VS
V
A
V_LoSUP
1.2
V
A
LIN
V_HiSUP
2
V
A
VVS = 7V
Rload = 1000Ω
LIN
V_LoSUP_1k
0.6
V
A
Driver dominant voltage
VVS = 18V
Rload = 1000Ω
LIN
V_HiSUP_1k
0.8
V
A
8.6
Pull–up resistor to VS
The serial diode is
mandatory
LIN
RLIN
20
47
kΩ
A
8.7
Voltage drop at the serial In pull-up path with Rslave
ISerDiode = 10 mA
diodes
LIN
VSerDiode
0.4
1.0
V
D
8.8
LIN current limitation
VBUS = VBatt_max
LIN
IBUS_LIM
40
200
mA
A
30
120
*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter
19
9165B–AUTO–05/10
9. Electrical Characteristics (Continued)
5V < VS < 27V, –40°C < Tj < 150°C; unless otherwise specified all values refer to GND pins.
No.
Parameters
Test Conditions
Pin
Symbol
Min.
Typ.
8.9
Input leakage current at
the receiver including
pull-up resistor as
specified
Input Leakage current
Driver off
VBUS = 0V
VBatt = 12V
LIN
IBUS_PAS_dom
–1
–0.35
8.10
Leakage current LIN
recessive
Driver off
8V < VBatt < 18V
8V < VBUS < 18V
VBUS ≥ VBatt
LIN
IBUS_PAS_rec
8.11
Leakage current when
control unit disconnected
from ground.
GNDDevice = VS
VBatt = 12V
Loss of local ground
0V < VBUS < 18V
must not affect
communication in the
residual network
LIN
IBUS_NO_gnd
8.12
Leakage current at
disconnected battery.
Node has to sustain the VBatt disconnected
current that can flow
VSUP_Device = GND
under this condition. Bus 0V < VBUS < 18V
must remain operational
under this condition.
LIN
IBUS_NO_bat
8.13
Capacitance on pin LIN
to GND
LIN
CLIN
LIN
VBUS_CNT
0.475 ×
VS
–10
Max.
Unit
Type*
mA
A
10
20
µA
A
+0.5
+10
µA
A
0.1
2
µA
A
20
pF
D
0.525 ×
VS
V
A
9
LIN Bus Receiver
9.1
Center of receiver
threshold
9.2
Receiver dominant state VEN = 5V
LIN
VBUSdom
–27
0.4 × VS
V
A
9.3
Receiver recessive state VEN = 5V
LIN
VBUSrec
0.6 × VS
40
V
A
9.4
Receiver input hysteresis Vhys = Vth_rec – Vth_dom
LIN
VBUShys
0.028 ×
VS
0.175 ×
VS
V
A
9.5
Pre-wake detection LIN
High level input voltage
LIN
VLINH
VS – 2V
VS +
0.3V
V
A
9.6
Pre-wake detection LIN
Low level input voltage
Activates the LIN receiver
LIN
VLINL
–27
VS – 3.3V
V
A
10
Internal Timers
VBUS_CNT =
(Vth_dom + Vth_rec)/2
0.5 ×
VS
0.1 x VS
10.1
Dominant time for
wake–up via LIN bus
VLIN = 0V
LIN
tbus
30
90
150
µs
A
10.2
Time delay for mode
change from Fail-safe
V = 5V
into Normal Mode via pin EN
EN
EN
tnorm
5
15
20
µs
A
10.3
Time delay for mode
change from Normal
V = 0V
Mode to Sleep Mode via EN
pin EN
EN
tsleep
2
7
15
µs
A
*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter
20
ATA6629/ATA6631
9165B–AUTO–05/10
ATA6629/ATA6631
9. Electrical Characteristics (Continued)
5V < VS < 27V, –40°C < Tj < 150°C; unless otherwise specified all values refer to GND pins.
No.
Parameters
Test Conditions
Pin
Symbol
Min.
Typ.
Max.
Unit
Type*
10.4
TXD dominant time out
time
VTXD = 0V
TXD
tdom
27
55
70
ms
A
10.5
Monitoring time for
wake-up over LIN bus
LIN
tmon
6
10
15
ms
A
10.6
Time delay for mode
change from Silent Mode VEN = 5V
into Normal Mode via EN
EN
ts_n
5
15
40
µs
A
Duty cycle 1
THRec(max) = 0.744 × VS
THDom(max) = 0.581 × VS
VS = 7.0V to 18V
tBit = 50 µs
D1 = tbus_rec(min)/(2 × tBit)
LIN
D1
0.396
Duty cycle 2
THRec(min) = 0.422 × VS
THDom(min) = 0.284 × VS
VS = 7.6V to 18V
tBit = 50 µs
D2 = tbus_rec(max)/(2 × tBit)
LIN
D2
Duty cycle 3
THRec(max) = 0.778 × VS
THDom(max) = 0.616 × VS
VS = 7.0V to 18V
tBit = 96 µs
D3 = tbus_rec(min)/(2 × tBit)
LIN
D3
10.10 Duty cycle 4
THRec(min) = 0.389 × VS
THDom(min) = 0.251 × VS
VS = 7.6V to 18V
tBit = 96 µs
D4 = tbus_rec(max)/(2 × tBit)
LIN
D4
VS = 7.0V to 18V
LIN
tSLOPE_fall
tSLOPE_rise
10.7
10.8
10.9
10.11
11
Slope time falling and
rising edge at LIN
A
0.581
A
0.417
A
0.590
3.5
A
22.5
µs
A
6
µs
A
+2
µs
A
Receiver Electrical AC Parameters of the LIN Physical Layer
LIN Receiver, RXD Load Conditions: Internal Pull-up; CRXD = 20 pF
VS = 7.0V to 18V
trx_pd = max(trx_pdr , trx_pdf)
11.1
Propagation delay of
receiver Figure 9-1
11.2
Symmetry of receiver
VS = 7.0V to 18V
propagation delay rising
trx_sym = trx_pdr – trx_pdf
edge minus falling edge
RXD
trx_pd
RXD
trx_sym
–2
*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter
21
9165B–AUTO–05/10
Figure 9-1.
Definition of Bus Timing Characteristics
tBit
tBit
tBit
TXD
(Input to transmitting node)
tBus_dom(max)
tBus_rec(min)
Thresholds of
receiving node1
THRec(max)
VS
(Transceiver supply
of transmitting node)
THDom(max)
LIN Bus Signal
Thresholds of
receiving node2
THRec(min)
THDom(min)
tBus_dom(min)
tBus_rec(max)
RXD
(Output of receiving node1)
trx_pdf(1)
trx_pdr(1)
RXD
(Output of receiving node2)
trx_pdr(2)
22
trx_pdf(2)
ATA6629/ATA6631
9165B–AUTO–05/10
ATA6629/ATA6631
Figure 9-2.
Application Circuit
VCC
1
ATA6629/31
VBAT
VS
VCC
+
5 kΩ
RXD 5
Normal and
Fail-safe
Mode
Receiver
+
100 nF
4
22 µF
LIN-BUS
LIN
RF filter
220 pF
VCC
Microcontroller
Wake-up bus timer
TXD
EN
6
TXD
Time-out
timer
Slew rate control
2
Control
unit
GND
3
Short circuit and
overtemperature
protection
Sleep
mode
VCC
switched
off
Normal Mode
and
Silent mode
3.3V/50 mA/±2%
5V/50 mA/±2%
8
VCC
7
NRES
10 kΩ
Undervoltage reset
100 nF
10 µF
GND
23
9165B–AUTO–05/10
10. Ordering Information
Extended Type Number
Package
ATA6629-TAPY
Remarks
SO8
3.3V LIN system basis chip, Pb-free, 1k, taped and reeled
ATA6631-TAPY
SO8
5V LIN system basis chip, Pb-free, 1k, taped and reeled
ATA6629-TAQY
SO8
3.3V LIN system basis chip, Pb-free, 4k, taped and reeled
ATA6631-TAQY
SO8
5V LIN system basis chip, Pb-free, 4k, taped and reeled
11. Package Information
Package: SO 8
Dimensions in mm
5±0.2
4.9±0.1
0.1+0.15
1.4
0.2
3.7±0.1
0.4
1.27
3.8±0.1
6±0.2
3.81
8
5
technical drawings
according to DIN
specifications
1
4
Drawing-No.: 6.541-5031.01-4
Issue: 1; 15.08.06
24
ATA6629/ATA6631
9165B–AUTO–05/10
ATA6629/ATA6631
12. Revision History
Please note that the following page numbers referred to in this section refer to the specific revision
mentioned, not to this document.
Revision No.
9165B-AUTO-05/10
History
•
•
•
•
•
Features on page 1 changed
Text under heading 3.3 changed
Text under heading 4.2 changed
Abs.Max.Rat.Table -> Values in row “ESD HBM following....” changed
El.Char.Table -> rows changed: 1.2, 1.3, 5.1, 5.2, 6.5, 6.6, 6.7, 6.8, 6.12,
7.6, 7.7, 7.8, 7.9, 7.13
• El.Char.Table -> row 8.13 added
25
9165B–AUTO–05/10
Headquarters
International
Atmel Corporation
2325 Orchard Parkway
San Jose, CA 95131
USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600
Atmel Asia
Unit 1-5 & 16, 19/F
BEA Tower, Millennium City 5
418 Kwun Tong Road
Kwun Tong, Kowloon
Hong Kong
Tel: (852) 2245-6100
Fax: (852) 2722-1369
Atmel Europe
Le Krebs
8, Rue Jean-Pierre Timbaud
BP 309
78054
Saint-Quentin-en-Yvelines Cedex
France
Tel: (33) 1-30-60-70-00
Fax: (33) 1-30-60-71-11
Atmel Japan
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581
Technical Support
[email protected]
Sales Contact
www.atmel.com/contacts
Product Contact
Web Site
www.atmel.com
Literature Requests
www.atmel.com/literature
Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any
intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY
WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR
PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF
THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no
representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications
and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided
otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not intended, authorized, or warranted for use
as components in applications intended to support or sustain life.
© 2010 Atmel Corporation. All rights reserved. Atmel®, logo and combinations thereof, and others are registered trademarks or trademarks of
Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.
9165B–AUTO–05/10