AD AD9880KSTZ-150 Analog/hdmi dual display interface Datasheet

Analog/HDMI
Dual Display Interface
AD9880
FEATURES
FUNCTIONAL BLOCK DIAGRAM
ANALOG INTERFACE
R/G/B OR YPbPrIN1
2:1
MUX
HSYNC 0
HSYNC 1
HSYNC 0
HSYNC 1
2:1
MUX
SOGIN 0
SOGIN 1
2:1
MUX
COAST
FILT
CKINV
CKEXT
2:1
MUX
R/G/B 8X3
A/D
CLAMP
SYNC
PROCESSING
AND
CLOCK
GENERATION
or YCbCr
2 DATACK
HSOUT
VSOUT
SOGOUT
REFOUT
REFIN
REF
SCL
SERIAL REGISTER
AND
POWER MANAGEMENT
R/G/B 8X3
YCbCr (4:2:2
OR 4:4:4)
2
RGB
SDA
YCbCr MATRIX
R/G/B OR YPbPrIN0
MUXES
DATACK
HSOUT
VSOUT
SOGOUT
DIGITAL INTERFACE
DE
R/G/B 8X3
OR YCbCr
RX0+
RX0–
2
RX1+
RX1–
RX2+
DE
HSYNC
VSYNC
HDMI RECEIVER
RX2–
RXC+
RXC–
RTERM
MCL
MDA
DDCSCL
DDCSDA
DATACK
SPDIF OUT
4
8-CHANNEL
I2S OUT
SCLK
MCLK
LRCLK
HDCP
AD9880
05087-001
Analog/HDMI dual interface
Supports high bandwidth digital content protection
RGB-to-YCbCr 2-way color conversion
Automated clamping level adjustment
1.8 V/3.3 V power supply
100-lead LQFP Pb-free package
RGB and YCbCr output formats
Analog interface
8-bit triple ADC
100 MSPS maximum conversion rate
Macrovision® detection
2:1 input mux
Full sync processing
Sync detect for hot plugging
Midscale clamping
Digital video interface
HDMI v 1.1, DVI v 1.0
150 MHz HDMI receiver
Supports high bandwidth digital content protection
(HDCP 1.1)
Digital audio interface
HDMI 1.1-compatible audio interface
S/PDIF (IEC90658-compatible) digital audio output
Multichannel I2S audio output (up to 8 channels)
APPLICATIONS
Figure 1.
Advanced TV
HDTV
Projectors
LCD monitor
CMOS outputs can be powered from 1.8 V to 3.3 V. The
AD9880’s on-chip PLL generates a pixel clock from Hsync. Pixel
clock output frequencies range from 12 MHz to 150 MHz. PLL
clock jitter is typically less than 700 ps p-p at 150 MHz. The
AD9880 also offers full sync processing for composite sync and
sync-on-green (SOG) applications.
Digital Interface
The AD9880 contains a HDMI 1.1-compatible receiver and supports all HDTV formats (up to 1080 p and 720 p) and display
resolutions up to SXGA (1280 × 1024 @75 Hz). The receiver
features an intrapair skew tolerance of up to one full clock cycle.
With the inclusion of HDCP, displays can now receive encrypted
video content. The AD9880 allows for authentication of a video
receiver, decryption of encoded data at the receiver, and renewability of the authentication during transmission, as specified by the
HDCP v 1.1 protocol.
GENERAL DESCRIPTION
The AD9880 offers designers the flexibility of an analog interface
and high definition multimedia interface (HDMI) receiver integrated on a single chip. Also included is support for high bandwidth digital content protection (HDCP).
Analog Interface
The AD9880 is a complete 8-bit 150 MSPS monolithic analog interface optimized for capturing component video (YPbPr) and RGB
graphics signals. Its 150 MSPS encode rate capability and full power
analog bandwidth of 330 MHz supports all HDTV formats (up to
1080 p) and FPD resolutions up to SXGA (1280 × 1024 @ 75 Hz).
The analog interface includes a 150 MHz triple ADC with internal
1.25 V reference, a phase-locked loop (PLL), and programmable
gain, offset, and clamp control. The user provides only 1.8 V and
3.3 V power supplies, analog input, and Hsync. Three-state
Fabricated in an advanced CMOS process, the AD9880 is provided
in a space-saving, 100-lead LQFP surface-mount Pb-free plastic
package and is specified over the 0°C to 70°C temperature range.
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
© 2005 Analog Devices, Inc. All rights reserved.
AD9880
TABLE OF CONTENTS
Specifications..................................................................................... 3
Timing Diagrams ....................................................................... 21
Analog Interface Electrical Characteristics............................... 3
2-Wire Serial Register Map ........................................................... 23
Digital Interface Electrical Characteristics ............................... 4
2-Wire Serial Control Register Detail.......................................... 37
Absolute Maximum Ratings............................................................ 6
Chip Identification ..................................................................... 37
Explanation of Test Levels ........................................................... 6
PLL Divider Control .................................................................. 37
ESD Caution.................................................................................. 6
Clock Generator Control .......................................................... 37
Pin Configuration and Function Descriptions............................. 7
Input Gain ................................................................................... 38
Design Guide................................................................................... 12
Input Offset ................................................................................. 38
General Description................................................................... 12
Sync .............................................................................................. 39
Digital Inputs .............................................................................. 12
Coast and Clamp Controls........................................................ 39
Analog Input Signal Handling.................................................. 12
Status of Detected Signals ......................................................... 40
Hsync and Vsync Inputs............................................................ 12
Polarity Status ............................................................................. 41
Serial Control Port ..................................................................... 12
BT656 Generation ...................................................................... 46
Output Signal Handling............................................................. 12
Macrovision................................................................................. 48
Clamping ..................................................................................... 12
Color Space Conversion ............................................................ 49
Timing.......................................................................................... 16
2-Wire Serial Control Port........................................................ 56
HDMI Receiver........................................................................... 20
PCB Layout Recommendations.................................................... 58
DE Generator .............................................................................. 20
Color Space Converter (CSC) Common Settings...................... 60
4:4:4 to 4:2:2 Filter ...................................................................... 20
Outline Dimensions ....................................................................... 62
Audio PLL Setup......................................................................... 21
Ordering Guide .......................................................................... 62
Audio Board Level Muting........................................................ 21
REVISION HISTORY
8/05—Revision 0: Initial Version
Rev. 0 | Page 2 of 64
AD9880
SPECIFICATIONS
ANALOG INTERFACE ELECTRICAL CHARACTERISTICS
VDD, VD = 3.3 V, DVDD = PVDD = 1.8 V, ADC clock = maximum.
Table 1.
Temp
Test Level
25°C
I
Integral Nonlinearity
No Missing Codes
ANALOG INPUT
Input Voltage Range
Minimum
Maximum
Gain Tempco
Input Bias Current
Input Full-Scale Matching
25°C
Full
I
Full
Full
+25°C
+25°C
25C
Full
Full
VI
VI
V
V
VI
VI
V
Full
Full
Full
VI
VI
IV
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
+25°C
Full
VI
VI
VI
VI
VI
VI
VI
VI
VI
VI
IV
IV
IV
4.7
4.0
0
4.7
4.0
250
4.7
4.0
15
100
Full
Full
Full
Full
25°C
VI
VI
V
V
V
2.6
Full
Full
Full
VI
VI
V
VDD − 0.1
45
50
Binary
Full
Full
IV
IV
3.15
1.7
3.3
1.8
Offset Adjustment Range
SWITCHING PERFORMANCE 1
Maximum Conversion Rate
Minimum Conversion Rate
Data to Clock Skew
Serial Port Timing
tBUFF
tSTAH
tDHO
tDAL
tDAH
tDSU
tSTASU
tSTOSU
HSYNC Input Frequency
Maximum PLL Clock Rate
Minimum PLL Clock Rate
PLL Jitter
Sampling Phase Tempco
DIGITAL INPUTS: (5V tolerant)
Input Voltage, High (VIH)
Input Voltage, Low (VIL)
Input Current, High (IIH)
Input Current, Low (IIL)
Input Capacitance
DIGITAL OUTPUTS
Output Voltage, High (VOH)
Output Voltage, Low (VOL)
Duty Cycle, DATACK
Output Coding
POWER SUPPLY
VD Supply Voltage
DVDD Supply Voltage
Min
AD9880KSTZ-100
Typ
Max
8
Parameter
RESOLUTION
DC ACCURACY
Differential Nonlinearity
–0.6
±1.0
Guaranteed
Min
AD9880KSTZ-150
Typ
Max
8
±0.7
+1.6/–
1.0
±2.1
±1.1
Guaranteed
0.5
1.0
+1.8/–
1.0
±2.25
LSB
0.5
V p–p
V p–p
ppm/°C
μA
%FS
%FS
%FS
1.0
100
0.2
1.25
1.50
50
220
1
1.25
1.50
50
5
7
100
5
7
150
10
+2.0
−0.5
110
10
+2.0
−0.5
4.7
4.0
0
4.7
4.0
250
4.7
4.0
15
150
110
12
12
700
15
700
15
2.6
0.8
0.8
-82
82
3
-82
82
3
VDD − 0.1
Rev. 0 | Page 3 of 64
0.4
55
45
50
Binary
3.47
1.9
3.15
1.7
3.3
1.8
Unit
Bits
LSB
MSPS
MSPS
ns
μs
μs
μs
μs
μs
ns
μs
μs
KHz
MHz
MHz
ps p-p
ps/°C
V
V
μA
μA
pF
0.4
55
V
V
%
3.47
1.9
V
V
AD9880
Parameter
VDD Supply Voltage
PVDD Supply Voltage
ID Supply Current (VD)
IDVDD Supply Current (DVDD)
IDD Supply Current (VDD) 2
IPVDD Supply Current (PVDD)
Total Power
Power-Down Dissipation
DYNAMIC PERFORMANCE
Analog Bandwidth, Full
Power
Signal–to–Noise Ratio (SNR)
Without Harmonics
fIN = 40.7 MHz
Crosstalk
THERMAL CHARACTERISTICS
θJA-Junction-to-Ambient
1
2
3
Min
1.7
1.7
AD9880KSTZ-100
Typ
Max
3.3
3.47
1.8
1.9
260
300
45
60
37
100 3
10
15
1.1
1.4
130
Min
1.7
1.7
AD9880KSTZ-150
Typ
Max
3.3
3.47
1.8
1.9
330
85
1303
20
1.15
1.4
130
Temp
Full
Full
25°C
25°C
25°C
25°C
Full
Full
Test Level
IV
IV
VI
VI
VI
VI
VI
VI
Unit
V
V
mA
25°C
V
330
330
MHz
25°C
Full
I
V
46
45
46
45
dB
dB
Full
V
60
60
dBc
V
35
35
°C/W
mA
mA
W
mW
Drive strength = high.
DATACK load = 15 pF, data load = 5 pF.
Specified current and power values with a worst case pattern (on/off).
DIGITAL INTERFACE ELECTRICAL CHARACTERISTICS
VDD = VD =3.3 V, DVDD = PVDD = 1.8 V, ADC clock = maximum.
Table 2.
AD9880KSTZ-100
Parameter
RESOLUTION
DC DIGITAL I/O Specifications
High-Level Input Voltage, (VIH)
Low-Level Input Voltage, (VIL)
High-Level Output Voltage, (VOH)
Low-Level Output Voltage, (VOL)
DC SPECIFICATIONS
Output High Level
(IOHD) (VOUT = VOH)
Output Low Level
IOLD, (VOUT = VOL)
DATACK High Level
VOHC, (VOUT = VOH)
DATACK Low Level
VOLC, (VOUT = VOL)
Differential Input Voltage, Single Ended
Amplitude
Test
Level
Conditions
VI
VI
VI
VI
IV
IV
IV
IV
IV
IV
IV
IV
IV
Min
Typ
8
Max
2.5
Typ
8
Max
Unit
Bit
0.8
0.8
0.1
0.1
V
V
V
V
700
mA
mA
mA
mA
mA
mA
mA
mA
mV
36
24
12
8
40
20
30
15
75
Rev. 0 | Page 4 of 64
Min
2.5
VDD − 0.1
VDD − 0.1
Output drive = high
Output drive = low
Output drive = high
Output drive = low
Output drive = high
Output drive = low
Output drive = high
Output drive = low
AD9880KSTZ-150
36
24
12
8
40
20
30
15
700
75
AD9880
AD9880KSTZ-100
Parameter
POWER SUPPLY
VD Supply Voltage
VDD Supply Voltage
DVDD Supply Voltage
PVDD Supply Voltage
IVD Supply Current (Typical Pattern) 1
IVDD Supply Current (Typical Pattern) 2
IDVDD Supply Current (Typical Pattern)1, 4
IPVDD Supply Current (Typical Pattern)1
Power-Down Supply Current (IPD)
AC SPECIFICATIONS
Intrapair (+ to −) Differential Input Skew
(TDPS)
Channel to Channel Differential Input
Skew (TCCS)
Low-to-High Transition Time for Data and
Controls (DLHT)
Test
Level
IV
IV
IV
IV
V
V
V
V
VI
1
2
Typ
Max
Unit
3.15
1.7
1.7
1.7
3.3
3.3
1.8
1.8
80
40
88
26
130
3.47
347
1.9
1.9
100
100 3
110
35
3.15
1.7
1.7
1.7
3.3
3.3
1.8
1.8
80
55
110
30
130
3.47
347
1.9
1.9
110
175*
145
40
V
V
V
V
mA
mA
mA
mA
6
900
Clock
Period
ps
1300
ps
650
ps
1200
ps
850
ps
1250
ps
800
ps
1200
ps
2.0
55
150
ns
%
MHz
IV
IV
IV
IV
Output drive = high;
CL = 10 pF
Output drive = low;
CL = 5 pF
Output drive = high;
CL = 10 pF
Output drive = low;
CL = 5 pF
Output drive = high;
CL = 10 pF
Output drive = low;
CL = 5 pF
Output drive = high;
CL = 10 pF
Output drive = low;
CL = 5 pF
IV
IV
VI
–0.5
45
20
2.0
50
The typical pattern contains a gray scale area, output drive = high. Worst case pattern is alternating black and white pixels.
The typical pattern contains a gray scale area, output drive = high.
3
Specified current and power values with a worst case pattern (on/off).
4
DATACK load = 10 pF, data load = 5 pF.
Drive strength = high.
5
Min
IV
IV
Clock to Data Skew 5 (TSKEW)
Duty Cycle, DATACK5
DATACK Frequency (FCIP)
Max
pS
IV
High-to-Low Transition Time for
DATACK (DHLT)
Typ
360
IV
High-to-Low Transition Time for Data and
Controls (DHLT)
Min
IV
IV
Low-to-High Transition Time for
DATACK (DLHT)
Conditions
AD9880KSTZ-150
Rev. 0 | Page 5 of 64
–0.5
AD9880
ABSOLUTE MAXIMUM RATINGS
Table 3.
Parameter
VD
VDD
DVDD
PVDD
Analog Inputs
Digital Inputs
Digital Output Current
Operating Temperature
Storage Temperature
Maximum Junction Temperature
Maximum Case Temperature
EXPLANATION OF TEST LEVELS
Rating
3.6 V
3.6 V
1.98 V
1.98 V
VD to 0.0 V
5 V to 0.0 V
20 mA
−25°C to + 85°C
−65°C to + 150°C
150°C
150°C
Test Level
I.
100% production tested.
II.
100% production tested at 25°C and sample tested at
specified temperatures.
III.
Sample tested only.
IV.
Parameter is guaranteed by design and
characterization testing.
V.
Parameter is a typical value only.
VI.
100% production tested at 25°C; guaranteed by design
and characterization testing.
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
ESD CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on
the human body and test equipment and can discharge without detection. Although this product features
proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy
electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance
degradation or loss of functionality.
Rev. 0 | Page 6 of 64
AD9880
75
GND
74
GAIN0
RED 0
RED 1
RED 2
RED 3
RED 4
RED 5
RED 6
RED 7
GND
VDD
DATACLK
DE
HSOUT
SOGOUT
VSOUT
O/E FIELD
SDA
SCL
PWRDN
VD
RAIN0
GND
RAIN1
VD
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
GND
1
GREEN 7
2
GREEN 6
3
73
SOGIN0
GREEN 5
4
72
VD
GAIN1
PIN 1
GREEN 4
5
71
GREEN 3
6
70
SOGIN1
GREEN 2
7
69
GND
BAIN0
GREEN 1
8
68
GREEN 0
9
67
VD
VDD
10
AD9880
66
BAIN1
TOP VIEW
(Not to Scale)
GND
11
BLUE 7
12
65
GND
64
BLUE 6
HSYNC 0
13
63
HSYNC 1
BLUE 5
14
62
EXTCLK/COAST
BLUE 4
15
61
VSYNC 0
BLUE 3
16
60
VSYNC 1
PVDD
BLUE 2
17
59
BLUE 1
18
58
GND
BLUE 0
19
57
FILT
PVDD
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
RX0–
RX0+
GND
RX1–
RX1+
GND
RX2–
RX2+
GND
RxC+
RxC–
VD
RTERM
GND
DVDD
DDC_SCL
DDC_SDA
MCL
VD
51
32
25
DVDD
MDA
I2S2
31
ALGND
52
GND
53
24
30
23
I2S3
DVDD
LRCLK
29
PVDD
GND
54
28
22
S/PDIF
GND
SCLK
27
55
26
56
21
I2S1
20
I2S0
MCLKIN
MCLKOUT
05087-002
VDD
100
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
Figure 2. Pin Configuration
Table 4. Complete Pinout List
Pin Type
INPUTS
Pin No.
79
77
74
71
68
66
64
63
61
60
73
70
62
62
81
Mnemonic
RAIN0
RAIN1
GAIN0
GAIN1
BAIN0
BAIN1
HSYNC0
HSYNC1
VSYNC0
VSYNC1
SOGIN0
SOGIN1
EXTCLK
COAST
PWRDN
B
B
Function
Analog Input for Converter R Channel 0
Analog Input for Converter R Channel 1
Analog Input for Converter G Channel 0
Analog Input for Converter G Channel 1
Analog Input for Converter B Channel 0
Analog Input for Converter B Channel 1
Horizontal SYNC Input for Channel 0
Horizontal SYNC Input for Channel 1
Vertical SYNC Input for Channel 0
Vertical SYNC Input for Channel 1
Input for Sync-on-Green Channel 0
Input for Sync-on-Green Channel 1
External Clock Input—Shares Pin with COAST
PLL COAST Signal Input—Shares Pin with EXTCLK
Power-Down Control
Rev. 0 | Page 7 of 64
Value
0.0 V to 1.0 V
0.0 V to 1.0 V
0.0 V to 1.0 V
0.0 V to 1.0 V
0.0 V to 1.0 V
0.0 V to 1.0 V
3.3 V CMOS
3.3 V CMOS
3.3 V CMOS
3.3 V CMOS
0.0 V to 1.0 V
0.0 V to 1.0 V
3.3 V CMOS
3.3 V CMOS
3.3 V CMOS
AD9880
Pin Type
OUTPUTS
REFERENCES
POWER SUPPLY
CONTROL
HDCP
AUDIO DATA OUTPUTS
DIGITAL VIDEO DATA
DIGITAL VIDEO CLOCK INPUTS
DATA ENABLE
RTERM
Pin No.
92 to 99
2 to 9
12 to 19
89
87
85
86
84
57
80, 76, 72,
67, 45, 33
100, 90, 10
59, 56, 54
48, 32, 30
83
82
49
50
51
52
28
27
26
25
24
20
21
22
23
35
34
38
37
41
40
43
44
88
46
Mnemonic
RED [7:0]
GREEN [7:0]
BLUE [7:0]
DATACK
HSOUT
VSOUT
SOGOUT
O/E FIELD
FILT
VD
Function
Outputs of Red Converter, Bit 7 is MSB
Outputs of Green Converter, Bit 7 is MSB
Outputs of Blue Converter, Bit 7 is MSB
Data Output Clock
HSYNC Output Clock (Phase-Aligned with DATACK)
VSYNC Output Clock (Phase-Aligned with DATACK)
SOG Slicer Output
Odd/Even Field Output
Connection For External Filter Components For PLL
Analog Power Supply and DVI Terminators
Value
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
PVDD
DVDD
GND
SDA
SCL
DDC_SCL
DDC_SDA
MCL
MDA
S/PDIF
I2S0
I2S1
I2S2
I2S3
MCLKIN
MCLKOUT
SCLK
LRCLK
Rx0+
Rx0−
Rx1+
Rx1−
Rx2+
Rx2−
RxC+
RxC−
DE
RTERM
Output Power Supply
PLL Power Supply
Digital Logic Power Supply
Ground
Serial Port Data I/O
Serial Port Data Clock
HDCP Slave Serial Port Data Clock
HDCP Slave Serial Port Data I/O
HDCP Master Serial Port Data Clock
HDCP Master Serial Port Data I/O
S/PDIF Digital Audio Output
I2S Audio (Channels 1, 2)
I2S Audio (Channels 3, 4)
I2S Audio (Channels 5, 6)
I2S Audio (Channels 7, 8)
External Reference Audio Clock In
Audio Master Clock Output
Audio Serial Clock Output
Data Output Clock For Left And Right Audio Channels
Digital Input Channel 0 True
Digital Input Channel 0 Complement
Digital Input Channel 1 True
Digital Input Channel 1 Complement
Digital Input Channel 2 True
Digital Input Channel 2 Complement
Digital Data Clock True
Digital Data Clock Complement
Data Enable
Sets Internal Termination Resistance
1.8 V to 3.3 V
1.8 V
1.8 V
0V
3.3 V CMOS
3.3 V CMOS
3.3 V CMOS
3.3 V CMOS
3.3 V CMOS
3.3 V CMOS
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
TMDS
TMDS
TMDS
TMDS
TMDS
TMDS
TMDS
TMDS
3.3 V CMOS
500Ω
Rev. 0 | Page 8 of 64
3.3 V
AD9880
Table 5. Pin Function Descriptions
Pin
INPUTS
RAIN0
GAIN0
BAIN0
RAIN1
GAIN1
BAIN1
B
B
Rx0+
Rx0−
Rx1+
Rx1−
Rx2+
Rx2−
RxC+
RxC−
HSYNC0
HSYNC1
VSYNC0
VSYNC1
SOGIN0
SOGIN1
EXTCLK/COAST
EXTCLK/COAST
Description
Analog Input for the Red Channel 0.
Analog Input for the Green Channel 0.
Analog Input for the Blue Channel 0.
Analog Input for the Red Channel 1.
Analog Input for the Green Channel 1.
Analog Input for Blue Channel 1.
High impedance inputs that accept the red, green, and blue channel graphics signals, respectively. The three channels
are identical, and can be used for any colors, but colors are assigned for convenient reference. They accommodate
input signals ranging from 0.5 V to 1.0 V full scale. Signals should be ac-coupled to these pins to support clamp
operation. (see Figure 3 for an input reference circuit).
Digital Input Channel 0 True.
Digital Input Channel 0 Complement.
Digital Input Channel 1 True.
Digital Input Channel 1 Complement.
Digital Input Channel 2 True.
Digital input Channel 2 Complement.
These six pins receive three pairs TMDS (Transition Minimized Differential Signaling) pixel data (at 10X the pixel rate)
from a digital graphics transmitter.
Digital Data Clock True.
Digital Data Clock Complement.
This clock pair receives a TMDS clock at 1× pixel data rate.
Horizontal Sync Input Channel 0.
Horizontal Sync Input Channel 1.
These inputs receive a logic signal that establishes the horizontal timing reference and provides the frequency
reference for pixel clock generation. The logic sense of this pin is controlled by serial register 0x12 Bits 5:4 (Hsync
polarity). Only the leading edge of Hsync is active; the trailing edge is ignored. When Hsync Polarity = 0, the falling
edge of Hsync is used. When Hsync Polarity = 1, the rising edge is active. The input includes a Schmitt trigger for noise
immunity.
Vertical Sync Input Channel 0.
Vertical Sync Input Channel 1.
These are the inputs for vertical sync.
Sync-On-Green Input Channel 0.
Sync-On-Green Input Channel 1.
These inputs are provided to assist with processing signals with embedded sync, typically on the green channel. The
pin is connected to a high speed comparator with an internally generated threshold. The threshold level can be
programmed in 10 mV steps to any voltage between 10 mV and 330 mV above the negative peak of the input signal.
The default voltage threshold is 150 mV. When connected to an ac-coupled graphics signal with embedded sync, it
produces a noninverting digital output on SOGOUT. (This is usually a composite sync signal, containing both vertical
and horizontal sync (Hsync) information that must be separated before passing the horizontal sync signal to Hsync.)
When not used, this input should be left unconnected. For more details on this function and how it should be
configured, refer to the Hsync and Vsync Inputs section.
Coast Input to Clock Generator (Optional).
This input may be used to cause the pixel clock generator to stop synchronizing with Hsync and continue producing a
clock at its current frequency and phase. This is useful when processing signals from sources that fail to produce
horizontal sync pulses during the vertical interval. The Coast signal is generally not required for PC-generated signals.
The logic sense of this pin is controlled by Coast polarity (Register 0x18, Bits 6:5). When not used, this pin may be
grounded and input Coast polarity programmed to 1 (Register 0x18, Pin 5), or tied high (to VD through a 10 KΩ resistor)
and input Coast polarity programmed to 0. Input Coast polarity defaults to 1 at power-up. This pin is shared with the
EXTCLK function, which does not affect Coast functionality. For more details on Coast, see the description in the Clock
Generation section.
External Clock.
This allows the insertion of an external clock source rather than the internally generated PLL locked clock. This pin is
shared with the Coast function, which will not affect EXTCLK functionality.
Rev. 0 | Page 9 of 64
AD9880
Pin
PWRDN
FILT
OUTPUTS
HSOUT
VSOUT
SOGOUT
O/E FIELD
SERIAL PORT
SDA
SCL
DDCSDA
DDCSCL
MDA
MCL
DATA OUTPUTS
Red [7:0]
Green [7:0]
Blue [7:0]
DATA CLOCK
OUTPUT
DATACK
Description
Power-Down Control/Three-State Control.
The function of this pin is programmable via Register 0x26 [2:1].
External Filter Connection.
For proper operation, the pixel clock generator PLL requires an external filter. Connect the filter shown in Figure 6 to
this pin. For optimal performance, minimize noise and parasitics on this node. For more information see the section on
PCB Layout Recommendations.
Horizontal Sync Output.
A reconstructed and phase-aligned version of the Hsync input. Both the polarity and duration of this output can be
programmed via serial bus registers. By maintaining alignment with DATACK and Data, data timing with respect to
horizontal sync can always be determined.
Vertical Sync Output.
The separated Vsync from a composite signal or a direct pass through of the Vsync signal. The polarity of this output
can be controlled via serial bus bit (Register 0x24 [6]).
Sync-On-Green Slicer Output.
This pin outputs one of four possible signals (controlled by Register 0x1D [1:0]): raw SOG, raw Hsync, regenerated
Hsync from the filter, or the filtered Hsync. See the Sync processing block diagram (see Figure 8) to view how this pin is
connected. (Note: besides slicing off SOG, the output from this pin is not processed on the AD9880. Vsync separation is
performed via the sync separator.
Odd/Even Field Bit for Interlaced Video. This output will identify whether the current field (in an interlaced signal) is odd
or even. The polarity of this signal is programmable via Register 0x24[4].
Serial Port Data I/O for programming AD9880 registers – I2C address is 0x98.
Serial Port Data Clock for programming AD9880 registers.
Serial Port Data I/O for HDCP communications to transmitter – I2C address is 0x74 or 0x76.
Serial Port Data Clock for HDCP communications to transmitter.
Serial Port Data I/O to EEPROM with HDCP keys – I2C address is 0xA0
Serial Port Data Clock to EEPROM with HDCP keys.
Data Output, Red Channel.
Data Output, Green Channel.
Data Output, Blue Channel. The main data outputs. Bit 7 is the MSB. The delay from pixel sampling time to output is
fixed, but will be different if the color space converter is used. When the sampling time is changed by adjusting the
phase register, the output timing is shifted as well. The DATACK and HSOUT outputs are also moved, so the timing
relationship among the signals is maintained.
Data Clock Output.
This is the main clock output signal used to strobe the output data and HSOUT into external logic. Four possible output
clocks can be selected with Register 0x25 [7:6]. These are related to the pixel clock (1/2× pixel clock, 1× pixel clock, 2×
frequency pixel clock and a 90° phase shifted pixel clock) and they are produced either by the internal PLL clock
generator or EXTCLK and are synchronous with the pixel sampling clock. The polarity of DATACK can also be inverted
via Register 0x24 [0]. The sampling time of the internal pixel clock can be changed by adjusting the phase register.
When this is changed, the pixel-related DATACK timing is shifted as well. The DATA, DATACK, and HSOUT outputs are all
moved, so the timing relationship among the signals is maintained.
Rev. 0 | Page 10 of 64
AD9880
Pin
POWER SUPPLY 1
VD (3.3 V)
VDD (1.8 V – 3.3 V)
PVDD (1.8 V)
DVDD (1.8 V)
GND
1
Description
Analog Power Supply.
These pins supply power to the ADCs and terminators. They should be as quiet and filtered as possible.
Digital Output Power Supply.
A large number of output pins (up to 27) switching at high speed (up to 150 MHz) generates many power supply
transients (noise). These supply pins are identified separately from the VD pins so special care can be taken to minimize
output noise transferred into the sensitive analog circuitry. If the AD9880 is interfacing with lower voltage logic, VDD
may be connected to a lower supply voltage (as low as 1.8 V) for compatibility.
Clock Generator Power Supply.
The most sensitive portion of the AD9880 is the clock generation circuitry. These pins provide power to the clock PLL
and help the user design for optimal performance. The designer should provide quiet, noise-free power to these pins.
Digital Input Power Supply.
This supplies power to the digital logic.
Ground.
The ground return for all circuitry on chip. It is recommended that the AD9880 be assembled on a single solid ground
plane, with careful attention to ground current paths.
The supplies should be sequenced such that VD and VDD are never less than 300 mV below DVDD. At no time should DVDD be more than 300 mV greater than VD or
VDD.
Rev. 0 | Page 11 of 64
AD9880
DESIGN GUIDE
The AD9880 is a fully integrated solution for capturing analog
RGB or YUV signals and digitizing them for display on flat
panel monitors, projectors, or PDPs. In addition, the AD9880
has a digital interface for receiving DVI/HDMI signals and
is capable of decoding HDCP encrypted signals through connections to an internal EEPROM. The circuit is ideal for
providing an interface for HDTV monitors or as the front end
to high performance video scan converters.
Implemented in a high-performance CMOS process, the
interface can capture signals with pixel rates of up to 150 MHz.
The AD9880 includes all necessary input buffering, signal dc
restoration (clamping), offset and gain (brightness and contrast)
adjustment, pixel clock generation, sampling phase control, and
output data formatting. Included in the output formatting is a
color space converter (CSC), which accommodates any input
color space and can output any color space. All controls are
programmable via a 2-wire serial interface. Full integration of
these sensitive analog functions makes system design straightforward and less sensitive to the physical and electrical
environment.
DIGITAL INPUTS
All digital control inputs (Hsync, Vsync, I2C) on the AD9880
operate to 3.3 V CMOS levels. In addition, all digital inputs
except the TMDS (HDMI/DVI) inputs are 5 V tolerant.
(Applying 5 V to them does not cause any damage.) TMDS
inputs (RX0+/–, RX1+/–, RX2+/–, and RXC+/–) must maintain
a 100 Ω differential impedance (through proper PCB layout)
from the connector to the input where they are internally
terminated (50 Ω to 3.3 V). If additional ESD protection is
desired, use of a California Micro Devices (CMD) CM1213
(among others) series low capacitance ESD protection offers 8
kV of protection to the HDMI TMDS lines.
In an ideal world of perfectly matched impedances, the best
performance can be obtained with the widest possible signal
bandwidth. The ultrawide bandwidth inputs of the AD9880
(330 MHz) can track the input signal continuously as it moves
from one pixel level to the next, and digitizes the pixel during a
long, flat pixel time. In many systems, however, there are
mismatches, reflections, and noise, which can result in excessive
ringing and distortion of the input waveform. This makes it
more difficult to establish a sampling phase that provides good
image quality. It has been shown that a small inductor in series
with the input is effective in rolling off the input bandwidth
slightly, and providing a high quality signal over a wider range
of conditions. Using a Fair-Rite #2508051217Z0 High Speed
Signal Chip Bead inductor in the circuit shown in Figure 3 gives
good results in most applications.
47nF
RGB
INPUT
75Ω
RAIN
GAIN
BAIN
05087-003
GENERAL DESCRIPTION
Figure 3. Analog Input Interface Circuit
HSYNC AND VSYNC INPUTS
The interface also takes a horizontal sync signal, which is used
to generate the pixel clock and clamp timing. This can be either
a sync signal directly from the graphics source, or a preprocessed TTL or CMOS level signal.
The Hsync input includes a Schmitt trigger buffer for immunity
to noise and signals with long rise times. In typical PC-based
graphic systems, the sync signals are simply TTL-level drivers
feeding unshielded wires in the monitor cable. As such, no
termination is required.
SERIAL CONTROL PORT
The serial control port is designed for 3.3 V logic. However, it is
tolerant of 5 V logic signals.
ANALOG INPUT SIGNAL HANDLING
OUTPUT SIGNAL HANDLING
The AD9880 has six high-impedance analog input pins for the
red, green, and blue channels. They accommodate signals
ranging from 0.5 V to 1.0 V p-p.
The digital outputs are designed to operate from 1.8 V to 3.3 V
(VDD).
Signals are typically brought onto the interface board via a
DVI-I connector, a 15-pin D connector, or RCA-type
connectors. The AD9880 should be located as close as practical
to the input connector. Signals should be routed via 75 Ω
matched impedance traces to the IC input pins.
RGB Clamping
At that point the signal should be resistively terminated (75 Ω
to the signal ground return) and capacitively coupled to the
AD9880 inputs through 47 nF capacitors. These capacitors form
part of the dc restoration circuit.
CLAMPING
To properly digitize the incoming signal, the dc offset of the
input must be adjusted to fit the range of the on-board ADC.
Most graphics systems produce RGB signals with black at
ground and white at approximately 0.75 V. However, if sync
signals are embedded in the graphics, the sync tip is often at
ground and black is at 300 mV. Then white is at approximately
1.0 V. Some common RGB line amplifier boxes use emitterfollower buffers to split signals and increase drive capability.
Rev. 0 | Page 12 of 64
AD9880
This introduces a 700 mV dc offset to the signal, which must be
removed for proper capture by the AD9880.
within ½ LSB in 10 lines with a clamp duration of 20 pixel
periods on a 75 Hz SXGA signal.
The key to clamping is to identify a portion (time) of the signal
when the graphic system is known to be producing black. An
offset is then introduced which results in the ADCs producing a
black output (Code 0x00) when the known black input is
present. The offset then remains in place when other signal
levels are processed, and the entire signal is shifted to eliminate
offset errors.
YUV Clamping
In most pc graphics systems, black is transmitted between active
video lines. With CRT displays, when the electron beam has
completed writing a horizontal line on the screen (at the right
side), the beam is deflected quickly to the left side of the screen
(called horizontal retrace) and a black signal is provided to
prevent the beam from disturbing the image.
Clamping to midscale rather than ground can be accomplished
by setting the clamp select bits in the serial bus register. Each of
the three converters has its own selection bit so that they can be
clamped to either midscale or ground independently. These bits
are located in Register 0x1B [7:5]. The midscale reference
voltage is internally generated for each converter.
In systems with embedded sync, a blacker-than-black signal
(Hsync) is produced briefly to signal the CRT that it is time to
begin a retrace. For obvious reasons, it is important to avoid
clamping on the tip of Hsync. Fortunately, there is virtually
always a period following Hsync called the back porch where a
good black reference is provided. This is the time when
clamping should be done.
Auto Offset
YUV graphic signals are slightly different from RGB signals in
that the dc reference level (black level in RGB signals) can be
at the midpoint of the graphics signal rather than the bottom.
For these signals it can be necessary to clamp to the midscale
range of the ADC range (128) rather than bottom of the ADC
range (0).
The auto-offset circuit works by calculating the required offset
setting to yield a given output code during clamp. When this
block is enabled, the offset setting in the I2C is seen as a desired
clamp code rather than an actual offset. The circuit compares
the output code during clamp to the desired code and adjusts
the offset up or down to compensate.
Clamp timing employs the AD9880 internal clamp timing
generator. The clamp placement register is programmed with
the number of pixel periods that should pass after the trailing
edge of Hsync before clamping starts. A second register (clamp
duration) sets the duration of the clamp. These are both 8-bit
values, providing considerable flexibility in clamp generation.
The clamp timing is referenced to the trailing edge of Hsync
because, though Hsync duration can vary widely, the back
porch (black reference) always follows Hsync. A good starting
point for establishing clamping is to set the clamp placement to
0x08 (providing 8 pixel periods for the graphics signal to
stabilize after sync) and set the clamp duration to 0x14 (giving
the clamp 20 pixel periods to reestablish the black reference).
For three-level syncs embedded on the green channel, it is
necessary to increase the clamp placement to beyond the positive portion of the sync. For example, a good clamp placement
(Register 0x19) for a 720p input is 0x26. This delays the start of
clamp by 38 pixel clock cycles after the rising edge of the threelevel sync, allowing plenty of time for the signal to return to a
black reference.
The offset on the AD9880 can be adjusted automatically to a
specified target code. Using this option allows the user to set the
offset to any value and be assured that all channels with the
same value programmed into the target code will match. This
eliminates any need to adjust the offset at the factory. This
function is capable of running continuously anytime the clamp
is asserted.
Clamping is accomplished by placing an appropriate charge on
the external input coupling capacitor. The value of this capacitor affects the performance of the clamp. If it is too small,
there is a significant amplitude change during a horizontal line
time (between clamping intervals). If the capacitor is too large,
then it takes excessively long for the clamp to recover from a
large change in incoming signal offset. The recommended value
(47 nF) results in recovering from a step error of 100 mV to
Sync-on-Green (SOG)
There is an offset adjust register for each channel, namely the
offset registers at Addresses 0x08, 0x0A, and 0x0C. The offset
adjustment is a signed (twos complement) number with
±64 LSB range. The offset adjustment is added to whatever
offset the auto-offset comes up with. For example: using ground
clamp, the target code is set to 4. To get this code, the autooffset generates an offset of 68. If the offset adjustment is set to
10, the offset sent to the converter is 78. Likewise, if the offset
adjust is set to –10, the offset sent to the converter is 58. Refer to
application note AN-775, Implementing the Auto-Offset
Function of the AD9880, for a detailed description of how to
use this function.
The SOG input operates in two steps. First, it sets a baseline
clamp level off of the incoming video signal with a negative
peak detector. Second, it sets the sync trigger level to a
programmable level (typically 150 mV) above the negative
peak. The SOG input must be ac-coupled to the green analog
input through its own capacitor. The value of the capacitor must
be 1 nF ± 20%. If SOG is not used, this connection is not
Rev. 0 | Page 13 of 64
AD9880
required. Note that the SOG signal is always negative polarity.
For additional detail on setting the SOG threshold and other
SOG-related functions, see the Sync Processing section.
47nF
RAIN
The PLL characteristics are determined by the loop filter design,
the PLL charge pump current, and the VCO range setting. The
loop filter design is illustrated in Figure 6. Recommended settings of the VCO range and charge pump current for VESA
standard display modes are listed in Table 8.
47nF
BAIN
GAIN
Figure 4. Typical Clamp Configuration for RGB/YUV Applications
FILT
Figure 6. PLL Loop Filter Detail
Clock Generation
A PLL is employed to generate the pixel clock. In this PLL,
the Hsync input provides a reference frequency. A voltage
controlled oscillator (VCO) generates a much higher pixel clock
frequency. This pixel clock is divided by the PLL divide value
(Registers 0x01 and 0x02) and phase compared with the Hsync
input. Any error is used to shift the VCO frequency and
maintain lock between the two signals.
The stability of this clock is a very important element in providing the clearest and most stable image. During each pixel time,
there is a period during which the signal slews from the old
pixel amplitude and settles at its new value. This is followed by a
time when the input voltage is stable before the signal must slew
to a new value. The ratio of the slewing time to the stable time is
a function of the bandwidth of the graphics DAC and the
bandwidth of the transmission system (cable and termination).
It is also a function of the overall pixel rate. Clearly, if the
dynamic characteristics of the system remain fixed, then the
slewing and settling time is likewise fixed. This time must be
subtracted from the total pixel period, leaving the stable period.
At higher pixel frequencies, the total cycle time is shorter and
the stable pixel time also becomes shorter.
INVALID SAMPLE TIMES
Four programmable registers are provided to optimize the
performance of the PLL. These registers are
•
The 12-Bit Divisor Register. The input Hsync frequency
range can be any frequency which, combined with the
PLL_Div, does not exceed the VCO range . The PLL multiplies the frequency of the Hsync signal, producing pixel
clock frequencies in the range of 10 MHz to 100 MHz. The
divisor register controls the exact multiplication factor.
•
The 2-Bit VCO Range Register. To improve the noise
performance of the AD9880, the VCO operating frequency
range is divided into four overlapping regions. The VCO
range register sets this operating range. The frequency
ranges for the lowest and highest regions are shown in
Table 6.
•
Table 6.
VCORNGE
00
01
10
11
•
05087-005
PIXEL CLOCK
05087-006
SOG
PVD
RZ
1.5kΩ
05087-004
1nF
CZ
80nF
CP
8nF
47nF
Figure 5. Pixel Sampling Times
Any jitter in the clock reduces the precision with which the
sampling time can be determined and must also be subtracted
from the stable pixel time. Considerable care has been taken in
the design of the AD9880’s clock generation circuit to minimize
jitter. The clock jitter of the AD9880 is less than 13% of the total
pixel time in all operating modes, making the reduction in the
valid sampling time due to jitter negligible.
Pixel Rate Range
12-30
30-60
60-120
120-150
The 5-Bit Phase Adjust Register. The phase of the
generated sampling clock can be shifted to locate an
optimum sampling point within a clock cycle. The phase
adjust register provides 32 phase-shift steps of 11.25° each.
The Hsync signal with an identical phase shift is available
through the HSOUT pin.
The COAST pin or the internal Coast is used to allow the PLL
to continue to run at the same frequency, in the absence of the
incoming Hsync signal or during disturbances in Hsync (such
as equalization pulses). This can be used during the vertical
sync period or any other time that the Hsync signal is unavailable. The polarity of the Coast signal can be set through the
Coast polarity register. Also, the polarity of the Hsync signal
can be set through the Hsync polarity register. For both Hsync
and Coast, a value of 1 is active high. The internal Coast
function is driven off the Vsync signal, which is typically a time
when Hsync signals can be disrupted with extra equalization
pulses.
Rev. 0 | Page 14 of 64
AD9880
Power Management
The AD9880 uses the activity detect circuits, the active interface
bits in the serial bus, the active interface override bits, the
power-down bit, and the power-down pin to determine the
correct power state. There are four power states: full-power,
seek mode, auto power-down and power-down.
Table 7 summarizes how the AD9880 determines which power
mode to be in and which circuitry is powered on/off in each of
these modes. The power-down command has priority and then
the automatic circuitry. The power-down pin (Pin 81—polarity
set by Register 0x26[3]) can drive the chip into four powerdown options. Bits 2 and 1 of Register 0x26 control these four
options. Bit 0 controls whether the chip is powered down or the
outputs are placed in high impedance mode (with the exception
of SOG). Bits 7 to 4 of Register 0x26 control whether the
outputs, SOG, Sony Philips digital interface (SPDIF ) or I2S (IIS
or Inter IC sound bus) outputs are in high impedance mode or
not. See the 2-Wire Serial Control Register Detail section for
the details.
Table 7. Power-Down Mode Descriptions
Mode
Full Power
Seek Mode
Seek Mode
Power-Down 1
1
1
1
Inputs
Sync Detect 2
1
0
0
Power-Down
0
X
Auto PD Enable 3
X
0
1
Power-On or Comments
Everything
Everything
Serial bus, sync activity detect, SOG, band gap
reference
Serial bus, sync activity detect, SOG, band gap
reference
1
Power-down is controlled via Bit 0 in Serial Bus Register 0x26.
Sync detect is determined by OR’ing Bits 7 to 2 in Serial Bus Register 0x15.
3
Auto power-down is controlled via Bit 7 in Serial Bus Register 0x27
2
Table 8. Recommended VCO Range and Charge Pump Current Settings for Standard Display Formats
Standard
VGA
Resolution
640 × 480
SVGA
800 × 600
XGA
1024 × 768
SXGA
1280 × 1024
1280 × 1024
480i
480p
720p
1035i
1080i
1080p
TV
1
Refresh Rate
60 Hz
72 Hz
75 Hz
85 Hz
56 Hz
60 Hz
72 Hz
75 Hz
85 Hz
60 Hz
70 Hz
75 Hz
80 Hz
85 Hz
60 Hz
75 Hz
60 Hz
60 Hz
60 Hz
60 Hz
60 Hz
60 Hz
Horizontal Frequency
31.5 kHz
37.7 kHz
37.5 kHz
43.3 kHz
35.1 kHz
37.9 kHz
48.1 kHz
46.9 kHz
53.7 kHz
48.4 kHz
56.5 kHz
60.0 kHz
64.0 kHz
68.3 kHz
64.0 kHz
80.0 kHz
15.75 kHz
31.47 kHz
45 kHz
33.75 kHz
33.75 kHz
67.5 KHz
These are preliminary recommendations for the analog PLL and are subject to change without notice.
Rev. 0 | Page 15 of 64
Pixel Rate
25.175 MHz
31.500 MHz
31.500 MHz
36.000 MHz
36.000 MHz
40.000 MHz
50.000 MHz
49.500 MHz
56.250 MHz
65.000 MHz
75.000 MHz
78.750 MHz
85.500 MHz
94.500 MHz
108.000 MHz
135.000 MHz
13.51 MHz
27 MHz
74.25 MHz
74.25 MHz
74.25 MHz
148.5 MHz
VCO Range 1
00
01
01
01
01
01
01
01
01
10
10
10
10
10
10
11
00
00
10
10
10
11
Current
101
011
100
100
100
101
110
110
110
011
100
100
101
110
110
110
010
101
100
100
100
110
AD9880
TIMING
The output data clock signal is created so that its rising edge
always occurs between data transitions and can be used to latch
the output data externally.
There is a pipeline in the AD9880, which must be flushed
before valid data becomes available. This means 23 data sets are
presented before valid data is available.
The timing diagram in Figure 7 shows the operation of the
AD9880.
tPER
The Coast input is provided to eliminate this problem. It is an
asynchronous input that disables the PLL input and allows the
clock to free run at its then-current frequency. The PLL can free
run for several lines without significant frequency drift.
Coast can be generated internally by the AD9880 (see
Register 0x12 [1]), can be driven directly from a Vsync input,
or can be provided externally by the graphics controller.
tDCYCLE
DATACK
Sync Processing
tSKEW
05087-007
DATA
HSOUT
clock generator during Vsync, it is important to ignore these
distortions. If the pixel clock PLL sees extraneous pulses, it
attempts to lock to this new frequency, and changes frequency
by the end of the Vsync period. It then takes a few lines of
correct Hsync timing to recover at the beginning of a new
frame, resulting in a tearing of the image at the top of the
display.
Figure 7. Output Timing
Hsync Timing
Horizontal Sync (Hsync) is processed in the AD9880 to
eliminate ambiguity in the timing of the leading edge with
respect to the phase-delayed pixel clock and data.
The Hsync input is used as a reference to generate the pixel
sampling clock. The sampling phase can be adjusted, with
respect to Hsync, through a full 360° in 32 steps via the phase
adjust register (to optimize the pixel sampling time). Display
systems use Hsync to align memory and display write cycles, so
it is important to have a stable timing relationship between the
Hsync output (HSOUT) and data clock (DATACK).
Three things happen to Hsync in the AD9880. First, the polarity
of Hsync input is determined and thus has a known output
polarity. The known output polarity can be programmed either
active high or active low (Register 0x24, Bit 7). Second, HSOUT
is aligned with DATACK and data outputs. Third, the duration
of HSOUT (in pixel clocks) is set via Register 0x23. HSOUT is
the sync signal that should be used to drive the rest of the
display system.
The inputs of the sync processing section of the AD9880 are
combinations of digital Hsyncs and Vsyncs, analog sync-ongreen, or sync-on-Y signals, and an optional external Coast
signal. From these signals it generates a precise, jitter-free (9%
or less at 95 MHz) clock from its PLL; an odd-/even-field signal;
Hsync and Vsync out signals; a count of Hsyncs per Vsync; and
a programmable SOG output. The main sync processing blocks
are the sync slicer, sync separator, Hsync filter, Hsync regenerator, Vsync filter, and Coast generator.
The sync slicer extracts the sync signal from the green graphics
or luminance video signal that is connected to the SOGIN input
and outputs a digital composite sync. The sync separator’s task
is to extract Vsync from the composite sync signal, which can
come from either the sync slicer or the Hsync input. The Hsync
filter is used to eliminate any extraneous pulses from the Hsync
or SOGIN inputs, outputting a clean, low-jitter signal that is
appropriate for mode detection and clock generation. The
Hsync regenerator is used to recreate a clean, although not low
jitter, Hsync signal that can be used for mode detection and
counting Hsyncs per Vsync. The Vsync filter is used to eliminate spurious Vsyncs, maintain a stable timing relationship
between the Vsync and Hsync output signals, and generate the
odd/even field output. The Coast generator creates a robust
Coast signal that allows the PLL to maintain its frequency in
the absence of Hsync pulses.
Coast Timing
In most computer systems, the Hsync signal is provided
continuously on a dedicated wire. In these systems, the Coast
input and function are unnecessary, and should not be used and
the pin should be permanently connected to the inactive state.
In some systems, however, Hsync is disturbed during the vertical sync period (Vsync). In some cases, Hsync pulses disappear.
In other systems, such as those that employ composite sync
(Csync) signals or embedded SOG, Hsync includes equalization
pulses or other distortions during Vsync. To avoid upsetting the
Rev. 0 | Page 16 of 64
AD9880
Sync Slicer
signal is routed to a comparator with a variable trigger level (set
by Register 0x1D, Bits [7:3]), but nominally 0.128 V above the
clamped voltage. The sync slicer output is a digital composite
sync signal containing both Hsync and Vsync information (see
Figure 9).
The purpose of the sync slicer is to extract the sync signal from
the green graphics or luminance video signal that is connected
to the SOGIN input. The sync signal is extracted in a two step
process. First, the SOG input (typically 0.3 V below the black
level) is detected and clamped to a known dc voltage. Next, the
CHANNEL
SELECT [0x11:3]
HSYNC
SELECT [0x11:7]
HSYNC 0
PD2
AD1
MUX
HSYNC FILTER
AND
REGENERATOR
MUX
HSYNC 1
AD1
FH4
PD2
SOGIN 0
SYNC
SLICER
SOGIN 1
SYNC
SLICER
AD1
RH3
MUX
MUX
SP SYNC FILTER EN
0x21:7
SP5
SOG OUT
AD1
VSYNC 0
VSYNC
AD1
PD2
AD1
PD2
MUX
SOGOUT SELECT
0x24:2,1
SYNC
PROCESSOR
AND
VSYNC FILTER
MUX
VSYNC
FILTERED
VSYNC
MUX
VSYNC OUT
VSYNC 1
VSYNC FILTER EN
0x21:5
FILTER COAST VSYNC
0x12:0
PLL SYNC FILTER EN
0x21:6
MUX
HSYNC/VSYNC
COUNTER
REG 26H, 27H
SP5
ODD/EVEN
FIELD
HSYNC
COAST
MUX
COAST
AD9880
SP5
HSYNC OUT
SP5
DATACK
PLL CLOCK
GENERATOR
COAST SELECT
0x12:1
1ACTIVITY DETECT
2POLARITY DETECT
05087-008
3REGENERATED HSYNC
4FILTERED HSYNC
5SET POLARITY
Figure 8. Sync Processing Block Diagram
NEGATIVE PULSE WIDTH = 40 SAMPLE CLOCKS
700mV MAXIMUM
SOG INPUT
–300mV
0mV
–300mV
SOGOUT OUTPUT
CONNECTED TO
HSYNCIN
04740-015
COMPOSITE
SYNC
AT HSYNCIN
VSYNCOUT
FROM SYNC
SEPARATOR
Figure 9. Sync Slicer and Sync Separator Output
Rev. 0 | Page 17 of 64
AD9880
Sync Separator
As part of sync processing, the sync separator’s task is to extract
Vsync from the composite sync signal. It works on the idea that
the Vsync signal stays active for a much longer time than the
Hsync signal. By using a digital low-pass filter and a digital
comparator, it rejects pulses with small durations (such as
Hsyncs and equalization pulses) and only passes pulses with
large durations, such as Vsync (see Figure 9).
The threshold of the digital comparator is programmable for
maximum flexibility. To program the threshold duration, write
a value (N) to Register 0x11. The resulting pulse width is
N × 200 ns. So, if N = 5 the digital comparator threshold is 1 μs.
Any pulses less than 1 μs is rejected, while any pulse greater
than 1 μs passes through.
The sync separator on the AD9880 is simply an 8-bit digital
counter with a 6 MHz clock. It works independently of the
polarity of the composite sync signal. Polarities are determined
elsewhere on the chip. The basic idea is that the counter counts
up when Hsync pulses are present. But since Hsync pulses are
relatively short in width, the counter only reaches a value of N
before the pulse ends. It then starts counting down until
eventually reaching 0 before the next Hsync pulse arrives. The
specific value of N varies for different video modes, but is
always less than 255. For example with a 1 μs width Hsync, the
counter only reaches 5 (1 μs/200 ns = 5). Now, when Vsync is
present on the composite sync the counter also counts up.
However, since the Vsync signal is much longer, it counts to a
higher number, M. For most video modes, M is at least 255.
So, Vsync can be detected on the composite sync signal by
detecting when the counter counts to higher than N. The
specific count that triggers detection, T, can be programmed
through the Serial Register 0x11.
Once Vsync has been detected, there is a similar process to
detect when it goes inactive. At detection, the counter first
resets to 0, then starts counting up when Vsync finishes.
Similarly to the previous case, it detects the absence of Vsync
when the counter reaches the threshold count, T. In this way, it
rejects noise and/or serration pulses. Once Vsync is detected to
be absent, the counter resets to 0 and begins the cycle again.
There are two things to keep in mind when using the sync
separator. First, the resulting clean Vsync output is delayed
from the original Vsync by a duration equal to the digital
comparator threshold (N × 200 ns). Second, there is some
variability to the 200 ns multiplier value. The maximum variability over all operating conditions is ±20% (160 ns to 240 ns).
Since normal Vsync and Hsync pulse widths differ by a factor of
about 500 or more, 20% variability is not an issue.
Hsync Filter and Regenerator
The Hsync filter is used to eliminate any extraneous pulses from
the Hsync or SOGIN inputs, outputting a clean, low-jitter signal
that is appropriate for mode detection and clock generation.
The Hsync regenerator is used to recreate a clean, although not
low jitter, Hsync signal that can be used for mode detection and
counting Hsyncs per Vsync. The Hsync regenerator has a high
degree of tolerance to extraneous and missing pulses on the
Hsync input, but is not appropriate for use by the PLL in
creating the pixel clock because of jitter.
The Hsync regenerator runs automatically and requires no
setup to operate. The Hsync filter requires the setting up of a
filter window. The filter window sets a periodic window of time
around the regenerated Hsync leading edge where valid Hsyncs
are allowed to occur. The general idea is that extraneous pulses
on the sync input occur outside of this filter window and thus
are filtered out. To set the filter window timing, program a value
(x) into Register 0x20. The resulting filter window time is ±x
times 25 ns around the regenerated Hsync leading edge. Just
as for the sync separator threshold multiplier, allow a ±20%
variance in the 25 ns multiplier to account for all operating
conditions (20 ns to 30 ns range).
A second output from the Hsync filter is a status bit (Register 0x16[0]) that tells whether extraneous pulses are present
on the incoming sync signal or not. Extraneous pulses are often
included for copy protection purposes; this status bit can be
used to detect that.
The filtered Hsync (rather than the raw Hsync/SOGIN signal)
for pixel clock generation by the PLL is controlled by
Register 0x21[6]. The regenerated Hsync (rather than the
raw Hsync/SOGIN signal) for sync processing is controlled by
Register 0x21[7]. Use of the filtered Hsync and regenerated
Hsync is recommended. See Figure 10 for an illustration of a
filtered Hsync.
Rev. 0 | Page 18 of 64
AD9880
HSYNCIN
FILTER
WINDOW
HSYNCOUT
VSYNC
EQUALIZATION
PULSES
EXPECTED
EDGE
05087-010
FILTER
WINDOW
Figure 10. Sync Processing Filter
Vsync Filter and Odd/Even Fields
SYNC SEPARATOR THRESHOLD
The Vsync filter is used to eliminate spurious Vsyncs, maintain
a consistent timing relationship between the Vsync and Hsync
output signals, and generate the odd/even field output.
FIELD 1
QUADRANT
2
3
FIELD 0
4
1
FIELD 1
2
3
FIELD 0
4
1
HSYNCIN
VSYNCIN
VSYNCOUT
05087-011
The filter works by examining the placement of Vsync with
respect to Hsync and, if necessary, slightly shifting it in time at
the VSOUT output. The goal is to keep the Vsync and Hsync
leading edges from switching at the same time, eliminating
confusion as to when the first line of a frame occurs. Enabling
the Vsync filter is done with Register 0x21[5]. Use of the Vsync
filter is recommended for all cases, including interlaced video,
and is required when using the Hsync per Vsync counter.
Figure 12 illustrates even/odd field determination in two
situations.
O/E FIELD
EVEN FIELD
Figure 11.
SYNC SEPARATOR THRESHOLD
FIELD 1
QUADRANT
2
3
FIELD 0
4
1
FIELD 1
2
3
FIELD 0
4
1
HSYNCIN
VSYNCIN
O/E FIELD
ODD FIELD
Figure 12. Vsync Filter—Odd/Even
Rev. 0 | Page 19 of 64
05087-012
VSYNCOUT
AD9880
HDMI RECEIVER
Output modes supported are
The HDMI receiver section of the AD9880 allows the reception
of a digital video stream, which is backward-compatible with
DVI and able to accommodate not only video of various formats (RGB, YCrCb 4:4:4, 4:2:2), but also up to eight channels of
audio. Infoframes are transmitted carrying information about
the video format, audio clocks, and many other items necessary
for a monitor to utilize fully the information stream available.
•
4:4:4 YCrCb 8 bits
•
4:2:2 YCrCb 8, 10, and 12 bits
•
Dual 4:2:2 YCrCb 8 bits.
The earlier digital visual interface (DVI) format was restricted
to an RGB 24 bit color space only. Embedded in this data
stream were Hsyncs, Vsyncs and display enable (DE) signals,
but no audio information. The HDMI specification allows
trans-mission of all the DVI capabilities, but adds several
YCrCb formats that make the inclusion of a programmable
color space converter (CSC) a very desirable feature. With this,
the scaler following the AD9880 can specify that it always
wishes to receive a particular format, for instance, 4:2:2 YCrCb
regardless of the transmitted mode. If RGB is sent, the CSC can
easily convert that to 4:2:2 YCrCb while relieving the scaler of
this task.
In addition, the HDMI specification supports the transmission
of up to eight channels of S/PDIF or I2S audio. The audio
information is packetized and transmitted during the video
blanking periods along with specific information about the
clock frequency. Part of this audio information (Audio
Infoframe) tells the user how many channels of audio, where
they should be placed, information regarding the source (make,
model), and other data.
DE GENERATOR
The AD9880 has an onboard generator for DE, for start of
active video (SAV), and for end of active video (EAV), all of
which are necessary for describing the complete data stream for
a BT656 compatible output. In addition to this particular
output, it is possible to generate the DE for cases in which a
scaler is not planned to be used. This signal alerts the following
circuitry as to which are displayable video pixels.
4:4:4 TO 4:2:2 FILTER
The AD9880 contains a filter which allows it to convert a signal
from YCrCb 4:4:4 to YCrCb 4:2:2 while maintaining the
maximum accuracy and fidelity of the original signal.
Input Color space to Output Color space
•
4:2:2 YCrCb 8, 10, and 12 bit
•
RGB 8-bit
The main inputs, Rin, Gin, and Bin come from the 8- to 12-bit
inputs from each channel. These inputs are based on the input
format detailed in Table 7 to Table 15. The mapping of these
inputs to the CSC inputs is shown in Table 9.
Table 9. CSC Port Mapping
Input Channel
R/CR
Gr/Y
B/CB
CSC Input Channel
RIN
GIN
BIN
B
One of the three channels is represented in Figure 13. In each
processing channel the three inputs are multiplied by three
separate coefficients marked a1, a2, and a3. These coefficients
are divided by 4096 to obtain nominal values ranging from
–0.9998 to +0.9998. The variable labeled a4 is used as an offset
control. The CSC_mode setting is the same for all three
processing channels. This multiplies all coefficients and offsets
by a factor of 2csc_mode.
The functional diagram for a single channel of the CSC as
shown in Figure 13 is repeated for the remaining G and B
channels. The coefficients for these channels are b1, b2, b3, b4,
c1, c2, c3, and c4.
CSC_MODE[1:0]
a4[12:0]
a1[12:0]
×
×
1
4096
+
+
×4
2
×2
1
+
ROUT [11:0]
a2[12:0]
0
BIN [11:0]
×
×
1
4096
×
1
4096
a3[12:0]
GIN [11:0]
×
Figure 13. Single CSC Channel
Rev. 0 | Page 20 of 64
05087-013
4:4:4 YCrCb 8 bit
The color space conversion (CSC) matrix in the AD9880
consists of three identical processing channels. In each channel,
three input values are multiplied by three separate coefficients.
Also included are an offset value for each row of the matrix and
a scaling multiple for all values. Each value has a 13 bit twos
complement resolution to ensure the signal integrity is maintained. The CSC is designed to run at speeds up to 150 MHz
supporting resolutions up to 1080 p at 60 Hz. With any-to-any
color space support, formats such as RGB, YUV, YCbCr, and
others are supported by the CSC.
RIN [11:0]
The AD9880 can accept a wide variety of input formats and
either retain that format or convert to another. Input formats
supported are
•
Color space Conversion (CSC) Matrix
AD9880
A programming example and register settings for several
common conversions are listed in the Color Space Converter
(CSC) Common Settings.
•
Speaker placement
•
N and CTS values (for reconstruction of the audio)
For a detailed functional description and more programming
examples, please refer to the application note AN-795, AD9880
Color space Converter User's Guide.
•
Muting
•
Source information
AUDIO PLL SETUP
o
CD
Data contained in the Audio Infoframes among other registers
define for the AD9880 HDMI receiver not only the type of
audio, but the sample frequency. It also contains information
about the N and CTS values used to recreate the clock. With
this information it is possible to regenerate the audio sampling
frequency. The audio clock is regenerated by dividing the 20-bit
CTS value into the TMDS clock, then multiplying by the 20-bit
N value. This yields a multiple of the fs (sampling frequency) of
either 128 × fs or 256 × fs. It is possible for this to be specified
up to 1024 × fs.
o
SACD
o
DVD
SOURCE DEVICE
DIVIDE
BY
N
CYCLE
TIME
COUNTER
VIDEO
CLOCK
REGISTER
N
N
SINK DEVICE
CTS1
•
TMDS
CLOCK
N1
DIVIDE
BY
CTS
MUTIPLY 128 × fS
BY
N
1N
AND CTS VALUES ARE TRANSMITTED USING THE
"AUDIO CLOCK REGENERATION" PACKET. VIDEO
CLOCK IS TRANSMITTED ON TMDS CLOCK CHANNEL.
05087-014
128 × fS
Figure 14. N and CTS for Audio Clock
AUDIO BOARD LEVEL MUTING
The audio can be muted through the Infoframes or locally via
the serial bus registers. This can be controlled with
Register R0x57, Bits [7:4].
AVI Infoframes
Contained within the HDMI TMDS transmission are
Infoframes containing specific information for the monitor
such as
•
•
Audio information
o
2 to 8 channels of audio identified
o
Audio coding
o
Audio sampling frequency
Video information
o
Video ID Code (per CEA861B)
o
Color space
o
Aspect ratio
o
Horizontal and vertical bar information
o
MPEG frame information (I, B, or P frame)
Vendor (transmitter source) information
o
Vendor name and product model
This information is the fundamental difference between DVI
and HDMI transmissions and is located in read-only registers
R0x5A to R0xEE. In addition to this information, registers are
provided that indicate that new information has been received.
Registers with addresses ending in 0xX7 or 0xXF beginning at
R0x87 contain the new data flags (NDF) information. All of
these registers contain the same information and all are reset
once any of them are read. Although there is no external
interrupt signal, it is very straightforward for the user to read
any of these registers and see if there is new information to be
processed.
TIMING DIAGRAMS
The following timing diagrams show the operation of the
AD9880.The output data clock signal is created so that its rising
edge always occurs between data transitions and can be used to
latch the output data externally. There is a pipeline in the
AD9880, which must be flushed before valid data becomes
available. This means six data sets are presented before valid
data is available.
Rev. 0 | Page 21 of 64
AD9880
DATAIN
P0
P1
P2
P3
P4
P5
P6
P7
P9
P8
P10
P11
HSIN
DATACLK
8 CLOCK CYCLE DELAY
DATAOUT
P0
P1
P2
P3
05087-015
2 CLOCK CYCLE DELAY
HSOUT
Figure 15. RGB ADC Timing
DATAIN
P0
P1
P2
P3
P4
P5
P6
P7
P9
P8
P10
P11
HSIN
DATACLK
8 CLOCK CYCLE DELAY
YOUT
CB/CROUT
Y0
Y1
Y2
Y3
B0
R0
B2
R2
2 CLOCK CYCLE DELAY
05087-016
HSOUT
1. PIXEL AFTER HSOUT CORRESPONDS TO BLUE INPUT.
2. EVEN NUMBER OF PIXEL DELAY BETWEEN HSOUT AND DATAOUT.
Figure 16. YCrCb ADC Timing
Table 10.
Port
Bit
4:4:4
4:2:2
4:4:4 DDR
4:2:2-12
1
Red
7
6
5
4
Red/Cr [7:0]
CbCr [7:0]
DDR ↑ 1 G [3:0]
DDR ↓ R [7:0]
CbCr [11:0]
3
2
1
DDR ↑ B [7:4]
0
Green
7
6
5
Green/Y [7:0]
Y [7:0]
DDR ↑ B [3:0]
DDR ↓ G [7:4]
4
Arrows in the table indicate clock edge. Rising edge of clock = ↑, falling edge = ↓.
Rev. 0 | Page 22 of 64
Blue
7
6
5
4
3
Blue/Cb [7:0]
DDR 4:2:2 ↑ CbCr ↓ Y,Y
DDR 4:2:2 ↑ CbCr [11:0]
DDR 4:2:2 ↓ Y,Y [11:0]
Y [11:0]
3
2
1
0
2
1
0
AD9880
2-WIRE SERIAL REGISTER MAP
The AD9880 is initialized and controlled by a set of registers that determines the operating modes. An external controller is employed to
write and read the control registers through the 2-wire serial interface port.
Table 11. Control Register Map
Hex
Address
0x00
0x01
0x02
0x03
Read/Write
or Read Only
Read
Read/Write
Read/Write
Read/Write
Bits
[7:0]
[7:0]
[7:4]
[7:6]
[5:3]
[2]
Default
Value
00000000
01101001
1101****
01******
**001***
*****0**
Register Name
Chip Revision
PLL Divider MSB
PLL Divider
VCO Range
Charge Pump
External Clock Enable
0x04
0x05
Read/Write
Read/Write
[7:3]
[7:0]
10000***
10000000
Phase Adjust
Red Gain
0x06
Read/Write
[7:0]
10000000
Green Gain
0x07
Read/Write
[7:0]
10000000
Blue Gain
0x08
0x09
0x0A
0x0B
0x0C
0x0D
0x0E
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
00000000
10000000
00000000
10000000
00000000
10000000
00100000
0x0F
Read/Write
[7:2]
010000**
0x10
Read/Write
[7:2]
010000**
0x11
Read/Write
[7]
0*******
Red Offset Adjust
Red Offset
Green Offset Adjust
Green Offset
Blue Offset Adjust
Blue Offset
Sync Separator
Threshold
SOG Comparator
Threshold Enter
SOG Comparator
Threshold Exit
Hsync Source
[6]
*0******
Hsync Source
Override
[5]
**0*****
Vsync Source
[4]
***0****
Vsync Source
Override
[3]
****0***
Channel Select
[2]
*****0**
Channel Select
Override
[1]
******0*
Interface Select
[0]
*******0
Interface Override
Description
Chip revision ID. Revision is read [7:4]. [3:0].
PLL feedback divider value MSB.
PLL feedback divider value.
VCO range.
Charge pump current control for PLL.
Selects the external clock input rather that the internal PLL
clock.
Selects the clock phase to use for the ADC clock.
Controls the gain of the red channel PGA. 0 = low gain,
255 = high gain.
Controls the gain of the green channel PGA. 0 = low gain,
255 = high gain.
Controls the gain of the blue channel PGA. 0 = low gain,
255 = high gain.
User adjustment of auto offset. Allows user control of brightness.
Red offset/target code. 0 = small offset, 255 = large offset.
User adjustment of auto offset. Allows user control of brightness.
Green offset/target code. 0 = small offset, 255 = large offset.
User adjustment of auto offset. Allows user control of brightness.
Blue offset/target code. 0 = small offset, 255 = large offset.
Selects the maximum Hsync pulse width for composite sync
separation.
The enter level for the SOG slicer. Must be less than or equal to
the exit level.
The exit level for the SOG slicer. Must be greater than or equal to
the enter level.
0 = Hsync.
1 = SOG.
0 = auto Hsync source.
1 = manual Hsync source.
0 = Vsync.
1 = Vsync from SOG.
0 = auto Hsync source.
1 = manual Hsync source.
0 = Channel 0.
1 = Channel 1.
0 = autochannel select.
1 = manual channel select.
0 = analog interface.
1 = digital interface.
0 = auto-interface select.
1 = manual interface select.
Rev. 0 | Page 23 of 64
AD9880
Hex
Address
0x12
0x13
0x14
0x15
0x16
Read/Write
or Read Only
Read/Write
Read/Write
Read/Write
Read
Read
Bits
[7]
Default
Value
1*******
[6]
*0******
Hsync Polarity
Override
[5]
**1*****
Input Vsync Polarity
[4]
***0****
Vsync Polarity
Override
[3]
****1***
Input Coast Polarity
[2]
*****0**
Coast Polarity
Override
[1]
******0*
Coast Source
[0]
*******1
Filter Coast Vsync
[7:0]
[7:0]
[7]
00000000
00000000
0*******
Precoast
Postcoast
Hsync 0 Detected
[6]
*0******
Hsync 1 Detected
[5]
**0*****
Vsync 0 Detected
[4]
***0****
Vsync 1 Detected
[3]
****0***
SOG 0 Detected
[2]
*****0**
SOG1 Detected
[1]
******0*
Coast Detected
[7]
0*******
Hsync 0 Polarity
[6]
*0******
Hsync 1 Polarity
[5]
**0*****
Vsync 0 Polarity
[4]
***0****
Vsync 1 Polarity
[3]
****0***
Coast Polarity
[2]
*****0**
Pseudo Sync
Detected
[1]
******0*
Sync Filter Locked
[0]
*******0
Bad Sync Detect
Register Name
Input Hsync Polarity
Description
0 = active low.
1 = active high.
0 = auto Hsync polarity.
1 = manual Hsync polarity.
0 = active low.
1 = active high.
0 = auto Vsync polarity.
1 = manual Vsync polarity.
0 = active low.
1 = active high.
0 = auto Coast polarity.
1 = manual Coast polarity.
0 = internal Coast.
1 = external Coast.
0 = Use raw Vsync for Coast generation.
1 = Use filtered Vsync for Coast generation.
Number of Hsync periods before Vsync to Coast.
Number of Hsync periods after Vsync to Coast.
0 = not detected.
1 = detected.
0 = not detected.
1 = detected.
0 = not detected.
1 = detected.
0 = not detected.
1 = detected.
0 = not detected.
1 = detected.
0 = not detected.
1 = detected.
0 = not detected.
1 = detected.
0 = active low.
1 = active high.
0 = active low.
1 = active high.
0 = active low.
1 = active high.
0 = active low.
1 = active high.
0 = active low.
1 = active high.
0 = not detected.
1 = detected.
0 = not locked.
1 = locked.
0 = not detected.
1 = detected.
Rev. 0 | Page 24 of 64
AD9880
Hex
Address
0x17
Read/Write
or Read Only
Read
Bits
[3:0]
Default
Value
****0000
0x18
0x19
Read
Read/Write
[7:0]
[7:0]
00000000
00001000
Register Name
Hsyncs Per Vsync
MSB
Hsyncs Per Vsync
Clamp Placement
0x1A
0x1B
Read/Write
Read/Write
[7:0]
[7]
00010100
0*******
Clamp Duration
Red Clamp Select
[6]
*0******
Green Clamp Select
[5]
**0*****
Blue Clamp Select
[4]
***0****
Clamp During Coast
Enable
[3]
****0***
Clamp Disable
[1]
******1*
Programmable
Bandwidth
[0]
*******0
Hold Auto Offset
[7]
0*******
Auto Offset Enable
[6:5]
*10*****
Auto Offset
Update Mode
[4:3]
***01***
Difference Shift
Amount
[2]
*****1**
Auto Jump Enable
[1]
******1*
Post Filter Enable
[0]
*******0
Toggle Filter Enable
Slew Limit
Sync Filter Lock
Threshold
Sync Filter Unlock
Threshold
Sync Filter Window
Width
SP Sync Filter Enable
0x1C
Read/Write
0x1D
0x1E
Read/Write
Read/Write
[7:0]
[7:0]
00001000
32
0x1F
Read/Write
[7:0]
50
0x20
Read/Write
[7:0]
50
0x21
Read/Write
[7]
1*******
Description
MSB of Hsyncs per Vsync.
Hsyncs per Vsync count.
Number of pixel clocks after trailing edge of Hsync to begin
clamp.
Number of pixel clocks to clamp.
0 = clamp to ground.
1 = clamp to midscale.
0 = clamp to ground.
1 = clamp to midscale.
0 = clamp to ground.
1 = clamp to midscale.
0 = don’t clamp during Coast.
1 = clamp during Coast.
0 = internal clamp enabled.
1 = internal clamp disabled.
0 = low bandwidth.
1 = full bandwidth.
0 = normal auto offset operation.
1 = hold current offset value.
0 = manual offset.
1 = auto offset using offset as target code.
00 = every clamp.
01 = every 16 clamps.
10 = every 64 clamps.
11 = Every Vsync.
00 = 100% of difference used to calculate new offset.
01 = 50%.
10 = 25%.
11 = 12.5%.
0 = normal operation.
1 = if code > 15 codes off then offset is jumped to the predicted
offset necessary to fix the > 15 code mismatch.
0 = disable post filer.
1 = enable post filter.
Post filter reduces update rate by 1/6 and requires that all six
updates recommend a change before changing the offset. This
prevents unwanted offset changes.
The toggle filter looks for the offset to toggle back and forth and
holds it if triggered. This is to prevent toggling in case of missing
codes in the PGA.
Limits the amount the offset can change by in a single update.
Number of clean Hsyncs required for sync filter to lock.
Number of missing Hsyncs required to unlock the sync filter. Counter
counts up if Hsync pulse is missing and down for a good Hsync.
Width of the window in which Hsync pulses are allowed.
Enables Coast, Vsync duration, and Vsync filter to use the
regenerated Hsync rather than the raw Hsync.
Rev. 0 | Page 25 of 64
AD9880
Hex
Address
Read/Write
or Read Only
Bits
[6]
Default
Value
*1******
Register Name
PLL Sync Filter Enable
[5]
**0*****
Vsync Filter Enable
[4]
***0****
[3]
**** 1***
Vsync Duration
Enable
Auto Offset Clamp
Mode
[2]
**** *1**
Auto Offset Clamp
Length
0x22
0x23
Read/Write
Read/Write
[7:0]
[7:0]
4
32
Vsync Duration
Hsync Duration
0x24
Read/Write
[7]
1*******
Hsync Output
Polarity
[6]
*1******
Vsync Output Polarity
[5]
**1*****
DE Output Polarity
[4]
***1****
Field Output Polarity
[3]
****1***
SOG Output Polarity
[2:1]
*****11*
SOG Output Select
[0]
*******0
Output CLK Invert
[7:6]
01******
Output CLK Select
[5:4]
**11****
[3:2]
****00**
Output Drive
Strength
Output Mode
0x25
Read/Write
Description
Enables the PLL to use the filtered Hsync rather than the raw
Hsync. This clips any bad Hsyncs, but does not regenerate
missing pulses.
Enables the Vsync filter. The Vsync filter gives a predictable
Hsync/Vsync timing relationship but clips one Hsync period off
the leading edge of Vsync.
Enables the Vsync duration block. This block can be used if
necessary to restore the duration of a filtered Vsync.
0 = auto offset measures code during clamp.
1 = auto offset measures code (10 or 16) clock cycles after end of
clamp for 6 clock cycles.
Sets delay after end of clamp for auto offset clamp mode = 1.
0 = Delay is 10 clock cycles.
1 = Delay is 16 clock cycles.
Vsync Duration.
Hsync Duration. Sets the duration of the output Hsync in pixel
clocks.
Output Hsync Polarity (both DVI and Analog). 0 = active low out.
1 = active high out.
Output Vsync polarity (both DVI and analog).
0 = active low out.
1 = active high out.
Output DE polarity (both DVI and analog) .
0 = active low out.
1 = active high out.
Output field polarity (both DVI and analog).
0 = active low out.
1 = active high out.
Output SOG polarity (analog only).
0 = active low out.
1 = active high out.
Selects signal present on SOG output.
00 = SOG (SOG0 or SOG1).
01 = Raw Hsync (HSYNC0 or HSYNC1).
10 = Regenerated sync.
11 = Hsync to PLL.
0 = Don’t invert clock out.
1 = Invert clock out.
Select which clock to use on output pin. 1× CLK is divided down
from TMDS clock input when pixel repetition is in use.
00 = ½× CLK.
01 = 1× CLK.
10 = 2× CLK.
11 = 90° phase 1X CLK.
Set the drive strength of the outputs.
00 = lowest, 11 = highest.
Selects which pins the data comes out on.
00 = 4:4:4 mode (normal).
01 = 4:2:2 + DDR 4:2:2 on blue.
10 = DDR 4:4:4 + DDR 4:2:2 on blue.
Rev. 0 | Page 26 of 64
AD9880
Hex
Address
0x26
Read/Write
or Read Only
Read/Write
Bits
Default
Value
[1]
******1*
[0]
*******0
[7]
[6]
[5]
[4]
[3]
0*******
*0******
**0*****
***0****
****1***
[2:1]
*****00*
Register Name
Primary Output
Enable
Secondary Output
Enable
Output Three-State
SOG Three-State
SPDIF Three-State
I2S Three-State
Power-Down Pin
Polarity
Power-Down Pin
Function
[0]
*******0
Power-Down
[7]
1*******
Auto Power-Down
Enable
[6]
*0******
HDCP A0
[5]
**0*****
MCLK External
Enable
[4]
***0****
BT656 EN
[3]
[2:0]
****0***
*****000
Force DE Generation
Interlace Offset
Read/Write
[7:2]
011000**
VS Delay
0x29
Read/Write
[1:0]
[7:0]
******01
00000100
HS Delay MSB
HS Delay
0x2A
0x2B
0x2C
0x2D
0x2E
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
[3:0]
[7:0]
[3:0]
[7:0]
[7]
****0101
00000000
****0010
11010000
0*******
Line Width MSB
Line Width
Screen Height MSB
Screen Height
Ctrl EN
[6:5]
*00*****
I2S Out Mode
[4:0]
***11000
I2S Bit Width
0x27
0x28
Read/Write
Description
11 = 12-bit 4:2:2 (HDMI can have 12-bit 4:2:2 data).
Enables primary output.
Enables secondary output (DDR 4:2:2 in Output Modes 1 and 2).
Three-state the outputs.
Three-state the SOG output.
Three-state the SPDIF output.
Three-state the I2S output and the MCLK out.
Sets polarity of power-down pin.
0 = active low.
1 = active high.
Selects the function of the power-down pin.
00 = power-down.
01 = power-down and three-state SOG.
10 = three-state outputs only.
11 = three-state outputs and SOG.
0 = normal.
1 = power-down.
0 = disable auto low power state.
1 = enable auto low power state.
Sets the LSB of the address of the HDCP I2C. Set to 1 only for a
second receiver in a dual-link configuration.
0 = Use internally generated MCLK.
1 = Use external MCLK input.
If an external MCLK is used then it must be locked to the video
clock according to the CTS and N available in the I2C. Any mismatch between the internal MCLK and the input MCLK results in
dropped or repeated audio samples.
Enables EAV/SAV codes to be inserted into the video output
data.
Allows use of the internal DE generator in DVI mode.
Sets the difference (in Hsyncs) in field length between Field 0
and Field 1.
Sets the delay (in lines) from Vsync leading edge to the start of
active video.
MSB, Register 0x29.
Sets the delay (in pixels) from Hsync leading edge to the start of
active video.
MSB, Register 0x2B.
Sets the width of the active video line (in pixels).
MSB, Register 0x2D.
Sets the height of the active screen (in lines).
Allows Ctrl [3:0] to be output on the I2s data pins.
00 = I2S mode.
01 = right-justified.
10 = left-justified.
11 = raw IEC60958 mode.
Sets the desired bit width for right-justified mode.
Rev. 0 | Page 27 of 64
AD9880
Hex
Address
0x2F
Read/Write
or Read Only
Read
0x30
Read
Bits
[6]
[5]
[4]
[3]
[2:0]
[6]
Default
Value
*0******
**0*****
***0****
****0***
*****000
*0******
[5]
[4]
[3:0]
**0*****
***0****
****0000
DVI Hsync Polarity
DVI Vsync Polarity
HDMI Pixel
Repetition
Register Name
TMDS Sync Detect
TMDS Active
AV Mute
HDCP Keys Read
HDMI Quality
HDMI Content
Encrypted
0x31
Read/Write
[7:4]
1001****
MV Pulse Max
0x32
Read/Write
[3:0]
[7]
****0110
0*******
MV Pulse Min
MV Oversample En
Read/Write
[6]
[5:0]
[7]
*0******
**001101
1*******
MV Pal En
MV Line Count Start
MV Detect Mode
[6]
*0******
MV Settings Override
[5:0]
[7:6]
**010101
10******
MV Line Count End
MV Pulse Limit Set
[5]
**0*****
Low Freq Mode
[4]
***0****
Low Freq Override
[3]
****0***
Up Conversion Mode
[2]
[1]
*****0**
******0*
CrCb Filter Enable
CSC_Enable
0x33
0x34
Read/Write
0x35
Read/Write
[6:5]
*01* ****
CSC_Mode
0x36
Read/Write
[4:0]
[7:0]
***01100
01010010
CSC_Coeff_A1 MSB
CSC_Coeff_A1
0x37
0x38
Read/Write
Read/Write
[4:0]
[7:0]
***01000
00000000
CSC_Coeff_A2 MSB
CSC_Coeff_A2
Description
Detects a TMDS DE.
Detects a TMDS clock.
Gives the status of AV mute based on general control packets.
Returns 1 when read of EEPROM keys is successful.
Returns quality number based on DE edges.
This bit is high when HDCP decryption is in use (content is
protected). The signal goes low when HDCP is not being used.
Customers can use this bit to determine whether or not to allow
copying of the content. The bit should be sampled at regular
intervals since it can change on a frame by frame basis.
Returns DVI Hsync polarity.
Returns DVI Vsync polarity.
Returns current HDMI pixel repetition amount. 0 = 1×, 1 = 2×, ...
The clock and data outputs automatically de-repeat by this
value.
Sets the max pseudo sync pulse width for Macrovision
detection.
Sets the min pseudo sync pulse width for Macrovision detection.
Tells the Macrovision detection engine whether we are
oversampling or not.
Tells the Macrovision detection engine to enter PAL mode.
Sets the start line for Macrovision detection.
0 = standard definition.
1 = progressive scan mode.
0 = use hard coded settings for line counts and pulse widths.
1 = use I2C values for these settings.
Sets the end line for Macrovision detection.
Sets the number of pulses required in the last 3 lines (SD mode
only).
Sets whether the Audio PLL is in low freq. mode or not. Low
frequency mode should only be set for pixel clocks <80 MHz.
Allows the previous bit to be used to set low frequency mode
rather than the internal auto-detect.
0 = Repeat Cr and Cb values.
1 = Interpolate Cr and Cb values.
Enables the FIR filter for 4:2:2 CrCb output.
Enables the color space converter (CSC). The default settings for
the CSC provide HDTV to RGB conversion.
Sets the fixed point position of the CSC coefficients. Including
the A4, B4, C4, offsets.
00 = ±1.0, −4096 to 4095
01 =±2.0, −8192 to 8190
1× = ±4.0, −16384 to 16380
MSB, Register 0x36.
Color space converter (CSC) coefficient for equation:
ROUT = (A1 × RIN) + (A2 × GIN) + (A3 × BIN) + A4
GOUT = (B1 × RIN) + (B2 × GIN) + (B3 × BIN) + B4
BOUT = (C1 × RIN) + (C2 × GIN) + (C3 × BIN) + C4
MSB, Register 0x38.
Color space converter (CSC) coefficient for equation:
ROUT = (A1 × RIN + (A2 × GIN) + (A3 × BIN) + A4
GOUT = (B1 × RIN) + (B2 × GIN) + (B3 × BIN) + B4
BOUT = (C1 × RIN) + (C2 × GIN) + (C3 × BIN) + C4
B
B
Rev. 0 | Page 28 of 64
AD9880
Hex
Address
0x39
0x3A
Read/Write
or Read Only
Read/Write
Read/Write
Bits
[4:0]
[7:0]
Default
Value
***00000
00000000
Register Name
CSC_Coeff_A3 MSB
CSC_Coeff_A3
0x3B
0x3C
Read/Write
Read/Write
[4:0]
[7:0]
***11001
11010111
CSC_Coeff_A4 MSB
CSC_Coeff_A4
0x3D
0x3E
Read/Write
Read/Write
[4:0]
[7:0]
***11100
01010100
CSC_Coeff_B1 MSB
CSC_Coeff_B1
0x3F
0x40
Read/Write
Read/Write
[4:0]
[7:0]
***01000
00000000
CSC_Coeff_B2 MSB
CSC_Coeff_B2
0x41
0x42
Read/Write
Read/Write
[4:0]
[7:0]
***11110
10001001
CSC_Coeff_B3 MSB
CSC_Coeff_B3
0x43
0x44
Read/Write
Read/Write
[4:0]
[7:0]
***00010
10010010
CSC_Coeff_B4 MSB
CSC_Coeff_B4
0x45
0x46
Read/Write
Read/Write
[4:0]
[7:0]
***00000
00000000
CSC_Coeff_C1 MSB
CSC_Coeff_C1
0x47
0x48
Read/Write
Read/Write
[4:0]
[7:0]
***01000
00000000
CSC_Coeff_C2 MSB
CSC_Coeff_C2
0x49
0x4A
Read/Write
Read/Write
[4:0]
[7:0]
***01110
10000111
CSC_Coeff_C3 MSB
CSC_Coeff_C3
0x4B
0x4C
Read/Write
Read/Write
[4:0]
[7:0]
***11000
10111101
CSC_Coeff_C4 MSB
CSC_Coeff_C4
Description
MSB, Register 0x3A.
Color space converter (CSC) coefficient for equation:
ROUT = (A1 × RIN) + (A2 × GIN) + (A3 × BIN) + A4
GOUT = (B1 × RIN) + (B2 × GIN) + (B3 × BIN) + B4
BOUT = (C1 × RIN) + (C2 × GIN) + (C3 × BIN) + C4
MSB, Register 0x3C.
Color space Converter (CSC) coefficient for equation:
ROUT = (A1 × RIN) + (A2 × GIN) + (A3 × BIN) + A4
GOUT = (B1 × RIN) + (B2 × GIN) + (B3 × BIN) + B4
BOUT = (C1 × RIN) + (C2 × GIN) + (C3 × BIN) + C4
MSB, Register 0x3E.
Color space converter (CSC) coefficient for equation:
ROUT = (A1 × RIN) + (A2 × GIN) + (A3 × BIN) + A4
GOUT = (B1 × RIN) + (B2 × GIN) + (B3 × BIN) + B4
BOUT = (C1 × RIN) + (C2 × GIN) + (C3 × BIN) + C4
MSB, Register 0x40.
Color space Converter (CSC) coefficient for equation:
ROUT = (A1 × RIN) + (A2 × GIN) + (A3 × BIN) + A4
GOUT = (B1 × RIN) + (B2 × GIN) + (B3 × BIN) + B4
BOUT = (C1 × RIN) + (C2 × GIN) + (C3 × BIN) + C4
MSB, Register 0x42.
Color space converter (CSC) coefficient for equation:
ROUT = (A1 × RIN + (A2 × GIN) + (A3 × BIN) + A4
GOUT = (B1 × RIN) + (B2 × GIN) + (B3 × BIN) + B4
BOUT = (C1 × RIN) + (C2 × GIN) + (C3 × BIN) + C4
MSB, Register 0x44.
Color space converter (CSC) coefficient for equation:
ROUT = (A1 × RIN) + (A2 × RIN) + (A3 × BIN) + A4
GOUT = (B1 × RIN) + (B2 × GIN) + (B3 × BIN) + B4
BOUT = (C1 × RIN) + (C2 × GIN) + (C3 × BIN) + C4
MSB, Register 0x46.
Color space converter (CSC) coefficient for equation:
ROUT = (A1 × RIN) + (A2 × GIN) + (A3 × BIN) + A4
GOUT = (B1 × RIN) + (B2 × GIN) + (B3 × BIN) + B4
BOUT = (C1 × RIN) + (C2 × GIN) + (C3 × BIN) + C4
MSB, Register 0x48.
Color space converter (CSC) coefficient for equation:
ROUT = (A1 × RIN) + (A2 × GIN) + (A3 × BIN) + A4
GOUT = (B1 × RIN) + (B2 × GIN) + (B3 × BIN) + B4
BOUT = (C1 × RIN) + (C2 × GIN) + (C3 × BIN) + C4
MSB, Register 0x4A.
Color space converter (CSC) coefficient for equation:
ROUT = (A1 × RIN) + (A2 × GIN) + (A3 × BIN) + A4
GOUT = (B1 × RIN) + (B2 × GIN) + (B3 × BIN) + B4
BOUT = (C1 × RIN) + (C2 × GIN) + (C3 × BIN) + C4
MSB, Register 0x4C.
Color space Converter (CSC) coefficient for equation:
ROUT = (A1 × RIN) + (A2 × GIN) + (A3 × BIN) + A4
GOUT = (B1 × RIN) + (B2 × GIN) + (B3 × BIN) + B4
BOUT = (C1 × RIN) + (C2 × GIN) + (C3 × BIN) + C4
B
B
B
B
B
B
B
B
B
B
Rev. 0 | Page 29 of 64
AD9880
Hex
Address
0x50
0x56
0x57
Read/Write
or Read Only
Read/Write
Read/Write
Read/Write
0x58
Read/Write
Bits
[7:0]
[7:0]
[7]
[6]
[3]
[2]
[7]
[6:4]
Default
Value
00100000
00001111
0*******
*0******
****0***
*****0**
Register Name
Test
Test
A/V Mute Override
AV Mute Value
Disable Video Mute
Disable Audio Mute
MCLK PLL Enable
MCLK PLL_N
[3]
N_CTS_Disable
[2:0]
MCLK FS_N
MDA/MCL PU
CLK Term O/R
Manual CLK Term
FIFO Reset UF
FIFO Reset OF
MDA/MCL ThreeState
Packet Detected
0x59
Read/Write
[6]
[5]
[4]
[2]
[1]
[0]
0x5A
Read
[6:0]
0x5B
0x5E
Read
Read
[3]
[7:6]
[5:3]
2
1
0
0x5F
Read
[7:0]
0x60
Read
0x61
Read
[7:4]
[3:0]
[5:4]
[3:0]
Description
Must be written to 0x20 for proper operation.
Must be written to default 0x0F for proper operation.
A1 overrides the AV mute value with Bit 6.
Sets AV mute value if override is enabled.
Disables mute of video during AV mute.
Disables mute of audio during AV mute.
MCLK PLL enable—uses analog PLL.
MCLK PLL N [2:0]—this controls the division of the MCLK out of
the PLL: 0 = /1, 1 = /2, 2 = /3, 3 = /4, etc.
Prevents the N/CTS packet on the link from writing to the N and
CTS registers.
Controls the multiple of 128 fs used for MCLK out . 0 = 128 fs,
1 = 256 fs, 2 = 384, 7 = 1024 fs.
This disables the MDA/MCL pull-ups.
Clock termination power-down override 0 = auto, 1 = manual.
Clock termination: 0 = normal, 1 = disconnected.
This bit resets the audio FIFO if underflow is detected.
This bit resets the audio FIFO if overflow is detected.
This bit three-states the MDA/MCL lines.
These 7 bits are updated if any specific packet has been received
since last reset or loss of clock detect. Normal is 0x00.
Bit Data Packet Detected
0
AVI infoframe.
1
Audio infoframe.
2
SPD infoframe.
3
MPEG source infoframe.
4
ACP packets.
5
ISRC1 packets.
6
ISRC2 packets.
HDMI Mode
0 = DVI, 1 = HDMI.
Channel Status
Mode = 00. All others are reserved.
When Bit 1 = 0 (Linear PCM).
000 = 2 audio channels without pre-emphasis.
001 = 2 audio channels with 50/15 μs pre-emphasis.
010 = reserved.
011 = reserved.
0 = Software for which copyright is asserted.
1 = Software for which no copyright is asserted.
0 = audio sample word represents linear PCM samples.
1 = audio sample word used for other purposes.
0 = consumer use of channel status block.
Audio Channel Status
Channel Status
Category Code
Channel Number
Source Number
Clock Accuracy
Clock accuracy.
00 = Level II.
01 = Level III.
10 = Level I.
11 = reserved.
Sampling
0011 = 32 kHz.
Rev. 0 | Page 30 of 64
AD9880
Hex
Address
Read/Write
or Read Only
Bits
0x62
Read
[3:0]
Word Length
0x7B
Read
[7:0]
CTS [19:12]
0x7C
0x7D
Read
Read
Read
[7:0]
[7:4]
[3:0]
CTS [11:4]
CTS [3:0]
N [19:16]
0x7E
0x7F
Read
Read
[7:0]
[7:0]
N [15:8]
N [7:0]
0x80
0x81
Read
Read
[7:0]
[6:5]
4
[3:2]
[1:0]
0x82
Read
[7:6]
[5:4]
Default
Value
Register Name
Frequency
Description
0000 = 44.1 kHz.
1000 = 88.2 kHz.
1100 = 176.4 kHz.
0010 = 48k Hz.
1010 = 96 kHz.
1110 = 192 kHz.
Word length.
0000 not specified.
0100 16 bits.
0011 17 bits.
0010 18 bits.
0001 19 bits.
0101 20 bits.
1000 not specified.
1100 20 bits.
1011 21 bits.
1010 22 bits.
1001 23 bits.
1101 24 bits.
Cycle time stamp—this 20-bit value is used with the N value to
regenerate an audio clock. For remaining bits see Register 0x7C
and Register 0x7D.
20-bit N used with CTS to regenerate the audio clock. For
remaining bits, see Register 0x7E and Register 0x7F.
AVI Infoframe
AVI Infoframe Version
Y [1:0] Indicates RGB, 4:2:2 or 4:4:4.
00 = RGB.
01 = YCbCr 4:2:2.
10 = YCbCr 4:4:4.
Active Format
Active format information present.
Information Status
0
= no data.
1
= active format information valid.
Bar Information
B [1:0].
00 = no bar information.
01 = horizontal bar information valid.
10 = vertical bar information valid.
11 = horizontal and vertical bar information valid.
Scan Information
S [1:0].
00 = no information.
01 = overscanned (television).
10 = underscanned (computer).
Colorimetry
C [1:0].
00 = no data.
01 = SMPTE 170M, ITU601.
10 = ITU709.
Picture Aspect Ratio
M [1:0].
00 = no data.
Rev. 0 | Page 31 of 64
AD9880
Hex
Address
Read/Write
or Read Only
Bits
[3:0]
0x83
Read
[1:0]
Default
Value
Register Name
Active Format Aspect
Ratio
Nonuniform Picture
Scaling
0x84
Read
[6:0]
0x85
Read
[3:0]
Video Identification
Code
Pixel Repeat
0x86
Read
[7:0]
Active Line Start LSB
0x87
Read
[6:0]
New Data Flags
0x88
0x89
Read
Read
[7:0]
[7:0]
Active Line Start MSB
Active Line End LSB
0x8A
0x8B
Read
Read
[7:0]
[7:0]
Active Line End MSB
Active Pixel Start LSB
0x8C
0x8D
Read
Read
[7:0]
[7:0]
Active Pixel Start MSB
Active Pixel End LSB
0x8E
0x8F
Read
Read
[7:0]
[6:0]
Active Pixel End MSB
New Data Flags
Description
01 = 4:3.
10 = 16:9.
R [3:0].
1000 =
1001 =
1010 =
1011 =
SC[1:0].
same as picture aspect ratio.
4:3 (center).
16:9 (center).
14:9 (center).
00 = no known non-uniform scaling.
01 = picture has been scaled horizontally.
10 = picture has been scaled vertically.
11 = picture has been scaled horizontally and vertically.
VIC [6:0] video identification code—refer to CEA EDID short
video descriptors.
PR [3:0]—This specifies how many times a pixel has been
repeated.
0000 = no repetition—pixel sent once.
0001 = pixel sent twice (repeated once).
0010 = pixel sent 3 times.
1001 = pixel sent 10 times.
0xA—0xF reserved.
This represents the line number of the end of the top horizontal
bar. If 0, there is no horizontal bar. Combines with Register 0x88
for a 16 bit value.
New data flags. These 8 bits are updated if any specific data
changes. Normal (no NDFs) is 0x00. When any NDF register is
read, all bits reset to 0x00. All NDF registers contain the same
data.
Bit Data Packet Changed
0
AVI Infoframe.
1
audio Infoframe.
2
SPD Infoframe.
3
MPEG source Infoframe.
4
ACP packets.
5
ISRC1 packets.
6
ISRC2 packets.
Active line start MSB (see Register 0x86).
This represents the line number of the beginning of a lower
horizontal bar. If greater than the number of active video lines,
there is no lower horizontal bar. Combines with Register 0x8A
for a 16-bit value.
Active line end MSB. See Register 0x89.
This represents the last pixel in a vertical pillar-bar at the left side
of the picture. If 0, there is no left bar. Combines with Register
0x8C for a 16-bit value.
Active pixel start MSB. See Register 0x8B.
This represents the first horizontal pixel in a vertical pillar-bar at
the right side of the picture. If greater than the maximum
number of horizontal pixels, there is no vertical bar. Combines
with Register 0x8E for a16-bit value.
Active pixel end MSB. See Register 0x8D.
New Data Flags (see 0x87).
Rev. 0 | Page 32 of 64
AD9880
Hex
Address
0x90
Read/Write
or Read Only
Read
Bits
[7:0]
0x91
Read
[7:4]
[2:0]
0x92
Read
[4:2]
[1:0]
0x93
Read
[7:0]
0x94
Read
[7:0]
7
0x95
Read
[6:3]
0x96
0x97
Read
Read
[7:0]
[6:0]
0x98
Read
[7:0]
0x99
Read
[7:0]
Default
Value
Register Name
Audio Infoframe
Version
Audio Coding Type
Description
CT [3:0]. Audio coding type.
0x00 = Refer to stream header.
0x01 = IEC60958 PCM.
0x02 = AC3.
0x03 = MPEG1 (Layers 1 and 2).
0x04 = MP3 (MPEG1 Layer 3).
0x05 = MPEG2 (multichannel).
0x06 = AAC.
0x07 = DTS.
0x08 = ATRAC.
Audio Coding Count
CC [2:0]. Audio channel count.
000 = refer to stream header.
001 = 2 channels.
010 = 3 channels.
111 = 8 channels
Sampling Frequency
SF [2:0]. Sampling frequency.
000 = refer to stream header.
001 = 32 kHz.
010 = 44.1 kHz (CD).
011 = 48 kHz.
100 = 88.2 kHz.
101 = 96 kHz.
110 = 176.4 kHz.
111 = 192 kHz.
Sample Size
SS [1:0]. Sample size.
00 = refer to stream header.
01 = 16 bit.
10 = 20 bit.
11 = 24 bit.
Max Bit Rate
Max bit rate (compressed audio only).The value of this field
multiplied by 8 kHz represents the maximum bit rate.
Speaker Mapping
CA [7:0]. Speaker mapping or placement for up to 8 channels.
See table 91 in detailed description.
Down-Mix
DM_INH—down-mix inhibit.
0 = permitted or no information.
1 = prohibited.
Level Shift
LSV [3:0]—level shift values with attenuation information.
0000 = 0 dB attenuation.
0001 = 1 dB attenuation.
…..
1111 = 15 dB attenuation.
Reserved.
New Data Flags
New data flags (see 0x87).
Source Product Description (SPD) Infoframe
Source Product
Description (SPD)
Infoframe Version
Vender Name
Vender name character 1 (VN1) (7-bit ASCII code)—This is the
Character 1
first character in 8 that is the name of the company that appears
on the product.
Rev. 0 | Page 33 of 64
AD9880
Hex
Address
0x9A
0x9B
0x9C
0x9D
0x9E
0x9F
0xA0
0xA1
0xA2
Read/Write
or Read Only
Read
Read
Read
Read
Read
Read
Read
Read
Read
Bits
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[6:0]
[7:0]
[7:0]
[7:0]
0xA3
0xA4
0xA5
0xA6
0xA7
0xA8
0xA9
0xAA
0xAB
0xAC
0xAD
0xAE
0xAF
0xB0
0xB1
0xB2
0xB3
0xB4
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[6:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[6:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
0xB7
Read
[6:0]
0xB8
Read
[7:0]
0xB9
Read
[7:0]
0xBA
0xBB
0xBC
Read
Read
Read
[7:0]
[7:0]
[7:0]
4
Default
Value
Register Name
VN2
VN3
VN4
VN5
VN6
New Data Flags
VN7
VN8
Product Description
Character 1
Description
VN2.
VN3.
VN4.
VN5.
VN6.
New data flags (see 0x87).
VN7.
VN8.
Product Description Character 1 (PD1) (7-bit ASCII code)—This is
the first character of 16 that contains the model number and a
short description.
PD2
PD2.
PD3
PD3.
PD4
PD4.
PD5
PD5.
New Data Flags
New data flags (see 0x87).
PD6
PD6.
PD7
PD7.
PD8
PD8.
PD9
PD9.
PD10
PD10.
PD11
PD11.
PD12
PD12.
New Data Flags
New data flags (see 0x87).
PD13
PD13.
PD14
PD14.
PD15
PD15.
PD16
PD16.
Source Device
This is a code that classifies the source device.
Information Code
0x00 = unknown.
0x01 = Digital STB.
0x02 = DVD.
0x03 = D-VHS.
0x04 = HDD video.
0x05 = DVC.
0x06 = DSC.
0x07 = Video CD.
0x08 = Game.
0x09 = PC general.
New Data Flags
New data flags (see 0x87).
MPEG Source Infoframe
MPEG Source
Infoframe Version
MB(0)
MB [0] (Lower byte of MPEG bit rate: Hz) This is the lower 8 bits of
32 bits (4 bytes) that specify the MPEG bit rate in Hz.
MB[1]
MB [1].
MB[2]
MB [2].
MB [3] (upper byte).
Field Repeat
FR—New field or repeated field.
0 = New field or picture.
1 = Repeated field.
Rev. 0 | Page 34 of 64
AD9880
Hex
Address
0xBD
Read/Write
or Read Only
Read
Bits
[1:0]
Default
Value
0xBE
0xBF
0xC0
Read
Read
Read
[7:0]
[6:0]
[7:0]
0xC1
0xC2
0xC3
0xC4
0xC5
0xC6
0xC7
0xC8
Read
Read
Read
Read
Rea
Read
Read
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[6:0]
7
ACP Packet Byte 0
ACP_PB1
ACP_PB2
ACP_PB3
ACP_PB4
ACP_PB5
NDF
ISRC1 Continued
Read
6
ISRC1 Valid
[2:0]
ISRC1 Status
Register Name
MPEG Frame
New Data Flags
Audio Content
Protection Packet
(ACP) Type
0xC9
0xCA
0xCB
0xCC
0xCD
0xCE
0xCF
0xD0
0xD1
0xD2
0xD3
0xD4
0xD5
0xD6
0xD7
0xD8
0xD9
0xDA
0xDB
0xDC
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[6:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[6:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
ISRC1 Packet Byte 0
ISRC1_PB1
ISRC1_PB2
ISRC1_PB3
ISRC1_PB4
ISRC1_PB5
NDF
ISRC1_PB6
ISRC1_PB7
ISRC1_PB8
ISRC1_PB9
ISRC1_PB10
ISRC1_PB11
ISRC1_PB12
NDF
ISRC1_PB13
ISRC1_PB14
ISRC1_PB15
ISRC1_PB16
ISRC2 Packet Byte 0
0xDD
0xDE
0xDF
Read
Read
Read
[7:0]
[7:0]
[6:0]
ISRC2_PB1
ISRC2_PB2
New Data Flags
Description
MF [1:0] This identifies whether frame is an I, B, or P picture.
00 = unknown.
01 = I picture.
10 = B picture.
11 = P picture.
Reserved.
New data flags (see 0x87).
Audio content protection packet (ACP) type.
0x00 = Generic audio.
0x01 = IEC 60958-identified audio.
0x02 = DVD-audio.
0x03 = Reserved for super audio CD (SACD).
0x04 – 0xFF reserved.
ACP Packet Byte 0 (ACP_PB0).
ACP_PB1.
ACP_PB2.
ACP_PB3.
ACP_PB4.
ACP_PB5.
New data flags (see 0x87).
International standard recording code (ISRC1) continued—This
indicates an ISRC2 packet is being transmitted.
0 = ISRC1 status BITS and PBs not valid.
1 = ISRC1 status BITS and PBs valid.
001 = starting position.
010 = intermediate position.
100 = final position.
ISRC1 Packet Byte 0 (ISRC1_PB0).
ISRC1_PB1.
ISRC1_PB2.
ISRC1_PB3.
ISRC1_PB4.
ISRC1_PB5.
New data flags (see 0x87).
ISRC1_PB6.
ISRC1_PB7.
ISRC1_PB8.
ISRC1_PB9.
ISRC1_PB10.
ISRC1_PB11.
ISRC1_PB12.
New data flags (see 0x87).
ISRC1_PB13.
ISRC1_PB14.
ISRC1_PB15.
ISRC1_PB16.
ISRC2 Packet Byte 0 (ISRC2_PB0)—This is transmitted only when
the ISRC_ continue bit (Register 0xC8, Bit 7) is set to 1.
ISRC2_PB1.
ISRC2_PB2.
New data flags (see 0x87).
Rev. 0 | Page 35 of 64
AD9880
Hex
Address
0xE0
0xE1
0xE2
0xE3
0xE4
0xE5
0xE6
0xE7
0xE8
0xE9
0xEA
0xEB
0xEC
0xED
0xEE
Read/Write
or Read Only
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Bits
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[6:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
Default
Value
Register Name
ISRC2_PB3
ISRC2_PB4
ISRC2_PB5
ISRC2_PB6
ISRC2_PB7
ISRC2_PB8
ISRC2_PB9
New Data Flags
ISRC2_PB10
ISRC2_PB11
ISRC2_PB12
ISRC2_PB13
ISRC2_PB14
ISRC2_PB15
ISRC2_PB16
Description
ISRC2_PB3.
ISRC2_PB4.
ISRC2_PB5.
ISRC2_PB6.
ISRC2_PB7.
ISRC2_PB8.
ISRC2_PB9.
New data flags (see 0x87).
ISRC2_PB10.
ISRC2_PB11.
ISRC2_PB12.
ISRC2_PB13.
ISRC2_PB14.
ISRC2_PB15.
ISRC2_PB16.
Rev. 0 | Page 36 of 64
AD9880
2-WIRE SERIAL CONTROL REGISTER DETAIL
CHIP IDENTIFICATION
CLOCK GENERATOR CONTROL
0x00
0x03
7-0
Chip Revision
An 8-bit value that reflects the current chip revision.
7-0
PLL Divide Ratio MSBs
The eight most significant bits of the 12-bit PLL divide
ratio PLLDIV.
The PLL derives a pixel clock from the incoming
Hsync signal. The pixel clock frequency is then
divided by an integer value, such that the output is
phase-locked to Hsync. This PLLDIV value
determines the number of pixel times (pixels plus
horizontal blanking overhead) per line. This is
typically 20% to 30% more than the number of active
pixels in the display.
The 12-bit value of the PLL divider supports divide
ratios from 221 to 4095. The higher the value loaded
in this register, the higher the resulting clock
frequency with respect to a fixed Hsync frequency.
VESA has established some standard timing
specifications, which assists in determining the value
for PLLDIV as a function of horizontal and vertical
display resolution and frame rate (see Table 8).
However, many computer systems do not conform
precisely to the recommendations, and these numbers
should be used only as a guide. The display system
manufacturer should provide automatic or manual
means for optimizing PLLDIV. An incorrectly set
PLLDIV usually produces one or more vertical noise
bars on the display. The greater the error, the greater
the number of bars produced.
The power-up default value of PLLDIV is 1693
(PLLDIVM = 0x69, PLLDIVL = 0xDx)
0x02
7-4
Table 12. VCO Ranges
VCO Range
00
01
10
11
PLL Divide Ratio LSBs
Pixel Rate Range
12 to 30
30 to 60
60 to 120
120 to 150
The power-up default value is 01.
5-3
Charge Pump Current
Three bits that establish the current driving the loop
filter in the clock generator.
Table 13. Charge Pump Currents
Ip2
0
0
0
0
1
1
1
1
Ip1
0
0
1
1
0
0
1
1
Ip0
0
1
0
1
0
1
0
1
Current (μA)
50
100
150
250
350
500
750
1500
The power-up default value is current = 001.
2
The AD9880 updates the full divide ratio only when
the LSBs are changed. Writing to this register by itself
does not trigger an update.
VCO Range Select
Two bits that establish the operating range of the clock
generator. VCORNGE must be set to correspond with
the desired operating frequency (incoming pixel rate).
The PLL gives the best jitter performance at high frequencies. For this reason, to output low pixel rates and
still get good jitter performance, the PLL actually
operates at a higher frequency but then divides down
the clock rate. Table 12 shows the pixel rates for each
VCO range setting. The PLL output divisor is automatically selected with the VCO range setting.
PLL DIVIDER CONTROL
0x01
7-6
External Clock Enable
This bit determines the source of the pixel clock.
Table 14. External Clock Select Settings
EXTCLK
0
1
Function
Internally generated clock.
Externally provided clock signal
The four least significant bits of the 12-bit PLL divide
ratio PLLDIV.
A Logic 0 enables the internal PLL that generates the
pixel clock from an externally provided Hsync.
The power-up default value of PLLDIV is 1693
(PLLDIVM = 0x69, PLLDIVL = 0xDx).
A Logic 1 enables the external CKEXT input pin. In
this mode, the PLL divide ratio (PLLDIV) is ignored.
The clock phase adjusts (phase is still functional). The
power-up default value is EXTCLK = 0.
Rev. 0 | Page 37 of 64
AD9880
0x04 7-3
Phase Adjust
0x09
These bits provide a phase adjustment for the DLL to
generate the ADC clock. A 5-bit value that adjusts the
sampling phase in 32 steps across one pixel time. Each
step represents an 11.25° shift in sampling phase. The
power up default is 16.
7-0
0x06
7-0
7-0
0x0A
0x0B
Blue Channel Gain
Red Channel Offset Adjust
If clamp feedback is enabled, the 8-bit offset adjust
determines the clamp code. The 8-bit offset adjust is a
twos complement number consisting of 1 sign bit plus
7 bits (0x7F = +127, 0x00 = 0, 0xFF = −1, and 0x80 =
−128). For example, if the register is programmed to
130d, then the output code is equal to 130d at the end
of the clamp period. Note that incrementing the offset
register setting by 1 LSB adds 1 LSB of offset,
regardless of the clamp feedback setting.
7-0
Green Channel Offset
If clamp feedback is disabled, the offset register bits
control the absolute offset added to the channel. The
offset control provides a +127/−128 LSBs of adjustment range, with one LSB of offset corresponding to
1 LSB of output code. If clamp feedback is enabled
these bits provide the relative offset (brightness) from
the offset adjust in the previous register. The power-up
default is 0x80.
INPUT OFFSET
7-0
Green Channel Offset Adjust
These eight bits are the green channel offset control.
The offset control shifts the analog input, resulting in
a change in brightness. Note that the function of the
offset register depends on whether clamp feedback is
enabled (Register 0x1C, Bit 7 = 1).
These bits control the PGA of the blue channel. The
AD9880 can accommodate input signals with a fullscale range of between 0.5 V and 1.0 V p-p. Setting the
blue gain to 255 corresponds to an input range of
1.0 V. A blue gain of 0 establishes an input range of
0.5 V. Note that increasing blue gain results in the
picture having less contrast (the input signal uses
fewer of the available converter codes). The power-up
default is 0x80.
0x08
7-0
If clamp feedback is enabled, the 8-bit offset adjust
determines the clamp code. The 8-bit offset adjust is a
twos complement number consisting of 1 sign bit plus
7 bits (0x7F = +127, 0x00 = 0, 0xFF = −1, and 0x80 =
−128). For example, if the register is programmed to
130d, then the output code is equal to 130d at the end
of the clamp period. Note that incrementing the offset
register setting by 1 LSB adds 1 LSB of offset, regardless of the clamp feedback setting. The power-up
default is 0.
Green Channel Gain
These bits control the PGA of the green channel. The
AD9880 can accommodate input signals with a fullscale range of between 0.5 V and 1.0 V p-p. Setting the
green gain to 255 corresponds to an input range of 1.0
V. A green gain of 0 establishes an input range of 0.5 V.
Note that increasing green gain results in the picture
having less contrast (the input signal uses fewer of the
available converter codes). The power-up default is
0x80.
0x07
If clamp feedback is disabled, the offset register bits
control the absolute offset added to the channel. The
offset control provides a +127/−128 LSBs of adjustment range, with one LSB of offset corresponding to
1 LSB of output code. If clamp feedback is enabled
these bits provide the relative offset (brightness) from
the offset adjust in the previous register. The power-up
default is 0x80.
Red Channel Gain
These bits control the programmable gain amplifier
(PGA) of the red channel. The AD9880 can accommodate input signals with a full-scale range of
between 0.5 V and 1.0 V p-p. Setting the red gain to
255 corresponds to an input range of 1.0 V. A red gain
of 0 establishes an input range of 0.5 V. Note that
increasing red gain results in the picture having less
contrast (the input signal uses fewer of the available
converter codes). The power-up default is 0x80.
Red Channel Offset
These eights bits are the red channel offset control.
The offset control shifts the analog input, resulting in
a change in brightness. Note that the function of the
offset register depends on whether clamp feedback is
enabled (Register 0x1C, Bit 7 = 1).
INPUT GAIN
0x05
7-0
0x0C
The power-up default is 0.
Rev. 0 | Page 38 of 64
7-0
Blue Channel Offset Adjust
If clamp feedback is enabled, the 8-bit offset adjust
determines the clamp code. The 8-bit offset adjust is a
twos complement number consisting of 1 sign bit plus
7 bits (0x7F = +127, 0x00 = 0, 0xFF = −1, and 0x80 =
−128). For example, if the register is programmed to
130d, then the output code is equal to 130d at the end
of the clamp period. Note that incrementing the offset
register setting by 1 LSB adds 1 LSB of offset, regardless of the clamp feedback setting. The power-up
default is 0.
AD9880
0x0D
7-0
Blue Channel Offset
0x11
These eight bits are the blue channel offset control.
The offset control shifts the analog input, resulting in
a change in brightness. Note that the function of the
offset register depends on whether clamp feedback is
enabled (Register 0x1C, Bit 7 = 1).
If clamp feedback is disabled, the offset register bits
control the absolute offset added to the channel. The
offset control provides a +127/−128 LSBs of adjustment range, with 1 LSB of offset corresponding to
1 LSB of output code. If clamp feedback is enabled
these bits provide the relative offset (brightness) from
the offset adjust in the previous register. The power-up
default is 0x80.
7-0
0x11
0x0F
7-2
0x11
7-2
0x12
0x12
7
0x12
Hsync Source
0 = Hsync, 1 = SOG. The power-up default is 0. These
selections are ignored if Register 0x11, Bit 6 = 0.
0x11
6
0x11
5
0x11
4
Input Hsync Polarity
6
Hsync Polarity Override
5
Input Vsync Polarity
0x12
4
Vsync Polarity Override
0 = auto Vsync polarity, 1 = manual Vsync polarity.
Manual Vsync polarity is defined in Register 0x11,
Bit 5. The power-up default is 0.
COAST AND CLAMP CONTROLS
0x12
3
Input Coast Polarity
0 = active low, 1 = active high. The power-up default
is 1.
Vsync Source
0 = Vsync, 1 = Vsync from SOG. The power-up
default is 0. These selections are ignored if Register
0x11, Bit 4 = 0.
0x11
7
0 = active low, 1 = active high. The power-up default is
1. These selections are ignored if Register 0x11,
Bit 4 = 0.
Hsync Source Override
0 = auto Hsync source, 1 = manual Hsync source.
Manual Hsync source is defined in Register 0x11,
Bit 7. The power-up default is 0.
Interface Select Override
0 = auto Hsync polarity, 1 = manual Hsync polarity.
Manual Hsync polarity is defined in Register 0x11,
Bit 7. The power-up default is 0.
The exit level for the SOG slicer. Must be > enter level
(Register 0x0F). The power-up default is 0x10.
0x11
0
0 = active low, 1 = active high. The power-up default is
1. These selections are ignored if Register 10x2,
Bit 6 = 0.
SOG Comparator Threshold Enter
SOG Comparator Threshold Exit
Interface Select
0 = auto interface select, 1 = manual interface select.
Manual interface select is defined in Register 0x11,
Bit 1. The power-up default is 0.
The enter level for the SOG slicer. Must be < than exit
level (Register 0x10). The power-up default is 0x10.
0x10
1
0 = analog interface, 1 = digital interface. The powerup default is 0. These selections are ignored if
Register 0x11, Bit 0 = 0.
Sync Separator
Selects the max Hsync pulse width for composite sync
separation. Power-down default is 0x20.
Channel Select Override
0 = auto channel select, 1 = manual channel select.
Manual channel select is defined in Register 0x11,
Bit 3. The power-up default is 0.
SYNC
0x0E
2
0x12
Coast Polarity Override
0 = auto Coast polarity, 1 = manual Coast polarity.
The power-up default is 0.
Vsync Source Override
0 = auto Vsync source, 1 = MANUAL Vsync source.
Manual Vsync source is defined in Register 0x11,
Bit 5. The power-up default is 0.
0x12
3
0x12
Channel Select
2
1
Coast Source
0 = internal Coast, 1 = external Coast. The power-up
default is 0.
0 = Channel 0, 1 = Channel 1. The power-up default is
0. These selections are ignored if Register 0x11,
Bit 2 = 0.
Rev. 0 | Page 39 of 64
0
Filter Coast Vsync
0 = use raw Vsync for Coast generation, 1 = use
filtered Vsync for Coast generation The power-up
default is 1.
AD9880
0x13
7-0
Precoast
Table 17. Vsync0 Detection Results
This register allows the internally generated Coast
signal to be applied prior to the Vsync signal. This is
necessary in cases where pre-equalization pulses are
present. The step size for this control is one Hsync
period. For Precoast to work correctly, it is necessary
for the Vsync filter (0x21, Bit 5) and sync processing
filter (0x21 Bit 7) both to be either enabled or
disabled. The power-up default is 0.
0x14
7-0
Detect
0
1
0x15
7
Detect
0
1
0x15
Detect
0
1
0x15
Detect
0
1
Hsync1 Detection Bit
Indicates if Hsync1 is active. This bit is used to indicate when activity is detected on the Hsync1 input pin.
If Hsync is held high or low, activity is not detected.
The sync processing block diagram shows where this
function is implemented. 0 = Hsync1 not active.
1 = Hsync1 is active.
0x15
Detect
0
1
Result
No activity detected
Activity detected
5
Result
No activity detected
Activity detected
2
SOG1 Detection Bit
Table 20. SOG1 Detection Results
Table 16. Hsync1 Detection Result
Detect
0
1
SOG0 Detection Bit
Indicates if SOG1 is active. This bit is used to indicate
when activity is detected on the SOG1 input pin. If
SOG is held high or low, activity is not detected. The
sync processing block diagram shows where this
function is implemented. 0 = SOG1 not active.
1 = SOG1 is active.
Result
No activity detected
Activity detected
6
3
Table 19. SOG0 Detection Result
0x15
Table 15. Hsync0 Detection Results
Result
No activity detected
Activity detected
Indicates if SOG0 is active. This bit is used to indicate
when activity is detected on the SOG0 input pin. If
SOG is held high or low, activity is not detected. The
sync processing block diagram shows where this
function is implemented. 0 = SOG0 not active.
1 = SOG0 is active.
Hsync0 Detection Bit
Indicates if Hsync0 is active. This bit is used to
indicate when activity is detected on the Hsync0 input
pin. If Hsync is held high or low, activity is not
detected. The sync processing block diagram shows
where this function is implemented. 0 = Hsync0 not
active. 1 = Hsync0 is active.
Vsync1 Detection Bit
Table 18. Vsync1 Detection Results
STATUS OF DETECTED SIGNALS
0x15
4
Indicates if Vsync1 is active. This bit is used to
indicate when activity is detected on the Vsync1 input
pin. If Vsync is held high or low, activity is not
detected. The sync processing block diagram shows
where this function is implemented. 0 = Vsync1 not
active. 1 = Vsync1 is active.
Postcoast
This register allows the internally generated Coast
signal to be applied following the Vsync signal. This is
necessary in cases where post-equalization pulses are
present. The step size for this control is one Hsync
period. For Postcoast to work correctly, it is necessary
for the Vsync filter (0x21, Bit 5) and sync processing
filter (0x21, Bit 7) both to be either enabled or
disabled. The power-up default is 0.
Result
No activity detected
Activity detected
Vsync0 Detection Bit
Indicates if Vsync0 is active. This bit is used to
indicate when activity is detected on the Vsync0 input
pin. If Vsync is held high or low, activity is not
detected. The sync processing block diagram shows
where this function is implemented. 0 = Vsync0 not
active. 1 = Vsync0 is active.
Rev. 0 | Page 40 of 64
Result
No activity detected
Activity detected
AD9880
0x15
1
Table 27. Sync Filter Lock Detect
Coast Detection Bit
This bit detects activity on the EXTCLK/EXTCOAST
pin. It indicates that one of the two signals is active,
but it doesn’t indicate if it is EXTCLK or EXTCOAST.
A dc signal is not detected.
Table 21. Coast Detection Results
Detect
0
1
Detect
0
1
0x16
0x17
7
0x18
Hsync0 Polarity
Table 22. Detected Hsync0 Polarity Results
0x16
Result
Hsync polarity negative
Hsync polarity positive
6
0x19
Hsync 1 Polarity
0x1A
Result
Hsync polarity negative
Hsync polarity positive
5
0x1B
Vsync0 Polarity
Table 24. Detected Vsync0 Polarity Results
0x16
Select
0
1
Vsync1 Polarity
0x1B
Table 25. Detected Vsync 1 Polarity Results
0x16
3 Coast Polarity
Select
0
1
Table 26. Detected Coast Polarity Results
Result
Coast polarity negative
Coast polarity positive
2
1
7
Red Clamp Select
Result
Channel clamped to ground during clamping period
Channel clamped to midscale during clamping period
6
Green Clamp Select
Table 29. Green Clamp
Indicates the polarity of the external Coast signal.
0x16
0x16
Clamp Duration
This bit selects whether the green channel is clamped
to ground or midscale. Ground clamping is normally
used for green in RGB applications and YPrPb (YUV)
applications.
Result
Vsync polarity negative
Vsync polarity positive
Detect
0
1
7-0
The power-up default is 0.
Indicates the polarity of the Vsync1 input.
Detect
0
1
Clamp Placement
Table 28. Red Clamp
Result
Vsync polarity negative
Vsync polarity Positive
4
7-0
This bit selects whether the red channel is clamped to
ground or midscale. Ground clamping is used for red
in RGB applications and midscale clamping is used in
YPrPb (YUV) applications.
Indicates the polarity of the Vsync0 input.
Detect
0
1
Hsyncs per Vsync LSBs
Number of pixel clocks to clamp. The power-up
default is 0x14.
Table 23. Detected Hsync1 Polarity Result
0x16
7-0
Number of pixel clocks after trailing edge of Hsync to
begin clamp. The power-up default is 8.
Indicates the polarity of the Hsync1 input.
Detect
0
1
Bad Sync Detect
Hsyncs per Vsync MSBs
The 8 LSBs of the 12-bit counter that reports the
number of Hsyncs/Vsync on the active input.
Indicates the polarity of the Hsync0 input.
Detect
0
1
0
3-0
The 4 MSBs of the 12-bit counter that reports the
number of Hsyncs/Vsync on the active input. This is
useful in determining the mode and an aid in setting
the PLL divide ratio.
Result
No activity detected
Activity detected
POLARITY STATUS
0x16
Result
Sync filter locked to periodic sync signal
Sync filter not locked to periodic sync signal
Result
Channel clamped to ground during clamping period
Channel clamped to midscale during clamping period
The power-up default is 0.
Pseudo Sync Detected
Sync Filter Locked
Indicates whether sync filter is locked to periodic sync
signals. 0 = sync filter locked to periodic sync signal.
1 = sync filter not locked.
Rev. 0 | Page 41 of 64
AD9880
0x1B
5
Blue Clamp Select
0x1C
This bit selects whether the blue channel is clamped to
ground or midscale. Ground clamping is used for blue
in RGB applications and midscale clamping is used in
YPrPb (YUV) applications.
Result
Channel clamped to ground during clamping period
Channel clamped to midscale during clamping period
0x1C
4
Clamp During Coast
This bit permits clamping to be disabled during
Coast. The reason for this is video signals are
generally not at a known backporch or midscale
position during Coast.
0x1C
Result
Clamping during Coast is disabled
Clamping during Coast is enabled
0x1C
3
Clamp Disable
Table 32. Clamp Disable
Select
0
1
Result
Internal clamp enabled
Internal clamp disabled
2-1
0x1C
Programmable Bandwidth
Result
Low bandwidth
High bandwidth
0
0x1D
Hold Auto Offset
Result
Normal auto offset operation
Hold current offset value
0x1E
7
Toggle Filter Enable
7-0
Slew Limit
Auto Offset Enable
0 = manual offset
1 = auto offset using offset as target code. The powerup default is 0.
7-0
Sync Filter Lock Threshold
This 8-bit register is programmed to set the number
of valid Hsyncs needed to lock the sync filter. This
ensures that a consistent, stable Hsync is present
before attempting to filter. The power-up default
setting is 32d.
The power-up default is 0.
0x1C
0
Limits the amount the offset can change by in a single
update. The power-up default is 0x08.
Table 34. Auto Offset Hold
Select
0
1
Post Filter Enable
The power-up default is 0.
The power-up default is 1.
0x1B
1
The toggle filter looks for the offset to toggle back and
forth and holds it if triggered. This is to prevent
toggling in case of missing codes in the PGA.
1 = toggle filter on, 0 = toggle filter off.
Table 33. Bandwidth
Select
x0
x1
Auto Jump Enable
0 = disable post filer
1 = enable post filter
The power-up default is 1.
The power-up default is 0.
0x1B
2
The post filter reduces the update rate by 1/6 and
requires that all six updates recommend a change
before changing the offset. This prevents unwanted
offset changes.
The power-up default is 0.
0x1B
Difference Shift Amount
0 = normal operation
1 = if the code >15 codes off, the offset is jumped to
the predicted offset necessary to fix the >15 code mismatch. The power-up default is 1.
Table 31. Clamp During Coast
Select
0
1
4-3
00 = 100% of difference used to calculate new offset
01 = 50%
10 = 25%
11 = 12.5%
The power-up default is 01.
The power-up default is 0.
0x1B
Auto Offset Update Mode
00 = every clamp
01 = every 16 clamps
10 = every 64 clamps
11 = every Vsync
The power-up default setting is 10.
Table 30. Blue Clamp
Select
0
1
6-5
0x1F
7-0
Sync Filter Unlock Threshold
This 8-bit register is programmed to set the number of
missing or invalid Hsyncs needed to unlock the sync
filter. This disables the filter operation when there is
no longer a stable Hsync signal. The power-up default
setting is 50d.
Rev. 0 | Page 42 of 64
AD9880
0x20
7-0
Sync Filter Window Width
predictable relative position between Hsync and
Vsync edges at the output.
This 8-bit register sets the distance in 40 MHz clock
periods (25 ns), which is the allowed distance for
Hsync pulses before and after the expected Hsync
edge. This is the heart of the filter in that it only looks
for Hsync pulses at a given time (plus or minus this
window) and then ignores extraneous equalization
pulses that disrupt accurate PLL operation. The
power-up default setting is 10d, or 200 ns on either
side of the expected Hsync.
0x21
7
If the Vsync occurs near the Hsync edge, this guarantees that the Vsync edge follows the Hsync edge. This
performs filtering also in that it requires a minimum
of 64 lines between Vsyncs. The Vsync filter cleans up
extraneous pulses that might occur on the Vsync. This
should be enabled whenever the Hsync/Vsync count is
used. Setting this bit to 0 disables the Vsync filter.
Setting this bit to 1 enables the Vsync filter. Power-up
default is 0.
Sync Processing Filter Enable
This bit selects which Hsync is used for the sync
processing functions of internal Coast, H/V count,
field detection, and Vsync duration counts. A clean
Hsync is fundamental to accurate processing of the
sync. The power-up default setting is 1.
Table 37. Vsync Filter Enable
Vsync Filter Bit
0
1
0x21
Table 35. Sync Processing Filter Enable
Select
0
1
0x21
PLL Sync Filter Enable
Table 38. Vsync Duration Enable
This bit selects which signal the PLL uses. It can select
between raw Hsync or SOG, or filtered versions. The
filtering of the Hsync and SOG can eliminate nearly
all extraneous transitions which have traditionally
caused PLL disruption. The power-up default setting
is 0.
Vsync
Duration Bit
0
1
0x21
0x21
Result
PLL uses raw Hsync or SOG inputs
PLL uses filtered Hsync or SOG inputs
5
3
Result
Vsync output duration unchanged
Vsync output duration set by 0x22
Auto Offset Clamp Mode
This bit specifies if the auto offset measurement takes
place during clamp or either 10 or 16 clocks afterward.
The measurement takes 6 clock cycles.
Table 36. PLL Sync Filter Enable
Select
0
1
Vsync Duration Enable
This enables the Vsync duration block which is
designed to be used with the Vsync filter. Setting the
bit to 0 leaves the Vsync output duration unchanged;
setting the bit to 1 sets the Vsync output duration
based on Register 0x22. The power-up default is 0.
Result
Sync processing uses raw Hsync or SOG
Sync processing uses regenerated Hsync from sync
filter
6
4
Result
Vsync filter disabled
Vsync filter enabled
Table 39. AO Clamp Mode
Vsync Filter Enable
The purpose of the Vsync filter is to guarantee the
position of the Vsync edge with respect to the Hsync
edge and to generate a field signal. The filter works by
examining the placement of Vsync and regenerating a
correctly placed Vsync one line later. The Vsync is
first checked to see whether it occurs in the Field 0
position or the Field 1 position. This is done by
checking the leading edge position against the sync
separator threshold and the Hsync position. The
Hsync width is divided into four quadrants with
Quadrant 1 starting at the Hsync leading edge plus a
sync separator threshold. If the Vsync leading edge
occurs in Quadrant 1 or 4 then the field is set to 0 and
the output Vsync is placed coincident with the Hsync
leading edge. If the Vsync leading edge occurs in
Quadrant 2 or 3 then the field is set to 1 and the
output Vsync leading edge is placed in the center of
the line. In this way, the Vsync filter creates a
AO
Offset Mode
0
1
0x21
2
Result
Auto offset measurement takes place during
clamp period
Auto offset measurement is set by 0x21, Bit 2
Auto Offset Clamp Length
This bit sets the delay following the end of the clamp
period for AO measurement. This bit is valid only if
Register 0x21, Bit 3 = 1.
Table 40. AO Clamp Length
AO Offset
Clamp Bit
0
1
0x22
Rev. 0 | Page 43 of 64
7-0
Result
Delay is 10 clock cycles
Delay is 16 clock cycles
Vsync Duration
This is used to set the output duration of the Vsync,
and is designed to be used with the Vsync filter. This
is valid only if Register 0x21, Bit 4 is set to 1. Power-up
default is 4.
AD9880
0x23
7-0
Hsync Duration
0x24
An 8 bit register that sets the duration of the Hsync
output pulse. The leading edge of the Hsync output is
triggered by the internally generated, phase-adjusted
PLL feedback clock. The AD9880 then counts a
number of pixel clocks equal to the value in this
register. This triggers the trailing edge of the Hsync
output, which is also phase-adjusted. The power-up
default is 32.
0x24
7
Table 45. SOGOUT Polarity Settings
SOGOUT
0
1
0x24
6
Vsync Output Polarity
This bit sets the polarity of the Vsync output (both
DVI and analog). Setting this bit to 0 sets the Vsync
output to active low. Setting this bit to 1 sets the Vsync
output to active high. Power-up default is 1.
0x24
5
SOGOUT Select
00
01
10
11
This bit sets the polarity of the display enable (DE) for
both DVI and analog.
0x24 0
This bit allows inversion of the output clock as
specified by Register 0x25, Bits 7 to 6. The power-up
default setting is 0.
Table 47. Output Clock Invert
Result
DE output polarity is negative
DE output polarity is positive
0x25
The power-up default is 1.
4
Field Output Polarity
This bit sets the polarity of the field output signal on
Pin 21. The power-up default setting is 1.
Table 44. Field Output Polarity
Select
0
1
Output Clock Invert
Select
0
1
Table 43. DE Output Polarity Settings
0x24
Function
Raw SOG from sync slicer (SOG0 or SOG1)
Raw Hsync (Hsync0 or Hsync1)
Regenerated sync from sync filter
Hsync to PLL
The power-up default setting is 11.
Result
Vsync output polarity is negative
Vsync output polarity is positive
Display Enable Output Polarity
DE Output Polarity Bit
0
1
SOG Output Select
Table 46. SOGOUT Polarity Settings
Table 42. Vsync Output Polarity Settings
Vsync Output Polarity Bit
0
1
2-1
These register bits control the output on the SOGOUT
pin. Options are the raw SOG from the slicer (this is
the unprocessed SOG signal produced from the sync
slicer), the raw Hsync, the regenerated sync from the
sync filter, which can generate missing syncs because
of coasting or drop-out, or the filtered sync that
excludes extraneous syncs not occurring within the
sync filter window.
Table 41. Hsync Output Polarity Settings
Result
Hsync output polarity negative
Hsync output polarity positive
Result
Active low
Active high
The power-up default setting is 1.
This bit sets the polarity of the Hsync output. Setting
this bit to 0 sets the Hsync output to active low. Setting
this bit to 1 sets the Hsync output to active high.
Power-up default setting is 1.
Hsync Output Polarity Bit
0
1
SOG Output Polarity
This bit sets the polarity of the SOGOUT signal
(analog only).
0x24
Hsync Output Polarity
3
Result
Active low = even field; active high = odd field
Active low = odd field; active high = even field
Output field polarity (both DVI and analog)
0 = active low out
1 = active high out
The power-up default is 1.
Rev. 0 | Page 44 of 64
Result
Noninverted clock
Inverted clock
7-6
Output Clock Select
These bits select the clock output on the DATACLK
pin. They include 1/2× clock, a 2× clock, a 90° phase
shifted clock or the normal pixel clock. The power-up
default setting is 01.
AD9880
0x25
Table 48. Output Clock Select
Select
00
01
10
11
0x25
Result
½× pixel clock
1× pixel clock
2× pixel clock
90° phase 1× pixel clock
5-4
These two bits select the drive strength for all the
high-speed digital outputs (except VSOUT, A0 and
O/E field). Higher drive strength results in faster
rise/fall times and in general makes it easier to capture
data. Lower drive strength results in slower rise/fall
times and helps to reduce EMI and digitally generated power
supply noise. The power-up default setting is 11.
0x25
Output Mode
3-2
Result
4:4:4 RGB mode
4:2:2 YCrCb mode + DDR 4:2:2 on blue (secondary)
DDR 4:4:4: DDR mode + DDR 4:2:2 on blue
(secondary)
12-bit 4:2:2 (HDMI option only)
The power-up default is 00.
0x25
1
Select
0
1
Primary Output Enable
This bit places the primary output in active or high
impedance mode.
7
Output Three-State
Select
0
1
Result
Normal outputs
All outputs (except SOGOUT) in high impedance mode
0x26
6
SOG Three-State
When enabled, this bit allows the SOGOUT pin to be
placed in a high impedance state. The power-up
default setting is 0.
Table 54. SOGout Three-State
Select
0
1
0x26
Result
Normal SOG output
SOGOUT pin is in high impedance mode
5
SPDIF Three-State
When enabled, this bit places the SPDIF audio output
pins in a high impedance state. The power-up default
setting is 0.
Table 55. SOGOUT Three-State
Select
0
1
0x26
The primary output is designated when using either
4:2:2 or DDR 4:4:4. In these modes, the data on the
red and green output channels is the primary output,
while the output data on the blue channel (DDR
YCrCb) is the secondary output. The power-up
default setting is 1.
Table 51. Primary Output Enable
Select
0
1
Result
Secondary output is in high impedance mode
Secondary output is enabled
Table 53. Output Three-State
Table 50. Output Mode
11
Table 52. Secondary Output Enable
When enabled, this bit puts all outputs (except
SOGOUT) in a high impedance state. The power-up
default setting is 0.
These bits choose between four options for the output
mode, one of which is exclusive to an HDMI input.
4:4:4 mode is standard RGB; 4:2:2 mode is YCrCb,
which reduces the number of active output pins from
24 to 16; 4:4:4 double data rate (DDR) output mode;
and the data is RGB mode, but changes on every clock
edge. The power-up default setting is 00.
Output
Mode
00
01
10
The secondary output is designated when using either
4:2:2 or DDR 4:4:4. In these modes the data on the
blue output channel is the secondary output while the
output data on the red and green channels is the
primary output. Secondary output is always a DDR
YCrCb data mode. The power-up default setting is 0.
0x26
Table 49. Output Drive Strength
Result
Low output drive strength
Medium low output drive strength
Medium high output drive strength
High output drive strength
Secondary Output Enable
This bit places the secondary output in active or high
impedance mode.
Output Drive Strength
Output Drive
00
01
10
11
0
Result
Primary output is in high impedance mode
Primary output is enabled
Rev. 0 | Page 45 of 64
Result
Normal SPDIF output
SPDIF pins in high impedance mode
4
I2S Three-State
When enabled, this bit places the I2S output pins in a
high impedance state. The power-up default setting
is 0.
AD9880
Table 56. SOGOUT Three-State
Table 60. Auto Power-Down Select
Select
0
1
Auto
Power Down
0
1
Result
Auto power down disabled
Chip powers down if no sync inputs present
0x27
HDCP A0 Address
0x26
Result
Normal I2S output
I2S pins in high impedance mode.
3
Power-Down Polarity
This bit defines the polarity of the input power-down
pin. The power-up default setting is 1.
This bit sets the LSB of the address of the HDCP I2C.
This should be set to 1 only for a second receiver in a
dual-link configuration. The power-up default is 0.
Table 57. Power-Down Input Polarity
Select
0
1
0x26
Result
Power-down pin is active low
Power-down pin is active high
2-1
0x27
Result
The chip is powered down and all outputs except
SOGOUT are in high impedance mode.
The chip is powered down and all outputs are in
high impedance mode.
The chip remains powered up, but all outputs
except SOGOUT are in high impedance mode.
The chip remains powered up, but all outputs are
in high impedance mode.
01
10
11
0x26
0
Power-Down
This bit is used to put the chip in power-down mode.
In this mode the chips power dissipation is reduced to
a fraction of the typical power (see Table 1 for exact
power dissipation). When in power-down, the
HSOUT, VSOUT, DATACK, and all 30 of the data
outputs are put into a high impedance state. Note that
the SOGOUT output is not put into high impedance.
Circuit blocks that continue to be active during
power-down include the voltage references, sync
processing, sync detection, and the serial register.
These blocks facilitate a fast start-up from powerdown. The power-up default setting is 0.
Table 59. Power-Down Settings
Select
0
1
0x27
Result
Use internally generated MCLK
Use external MCLK input
BT656 GENERATION
0x27
4
BT656 Enable
This bit enables the output to be BT656-compatible
with defined start of active video (SAV) and end of
active video (EAV) controls to be inserted. These
require specification of the number of active lines,
active pixels per line, and delays to place these
markers. The power-up default setting is 0.
Table 62. BT656 Mode
Select
0
1
0x27
Result
Disable BT656 video mode
Enable BT656 video mode
3
Force DE Generation
This bit allows the use of the internal DE generator in
DVI mode. The power-up default setting is 0.
Table 63. DE Generation
Select
0
1
Result
Internal DE generation disabled
Force DE generation via programmed registers
0x27
2-0
Interlace Offset
These bits define the offset in Hsyncs from Field 0 to
Field 1. The power-up default setting is 000.
Result
Normal operation
Power-Down
7
MCLK External Enable
Table 61. MCLK External Select
Select
0
1
Table 58. Power Down Pin Function
PWRDN
Pin
Function
00
5
This bit enables the MCLK to be supplied externally. If
an external MCLK is used, then it must be locked to
the video clock according to the CTS and N available
in the I2C. Any mismatch between the internal MCLK
and the input MCLK results in dropped or repeated
audio samples. The power-up default setting is 0.
Power-Down Pin Function
These bits define the different operational modes of
the power-down pin. These bits are functional only
when the power-down pin is active; when it is not
active, the part is powered up and functioning. The
power-up default setting is 00.
6
0x28
Auto Power-Down Enable
This bit enables the chip to go into low power mode,
or seek mode if no sync inputs are detected. The
power-up default setting is 1.
Rev. 0 | Page 46 of 64
7-2
Vsync Delay
These bits set the delay (in lines) from the leading
edge of Vsync to active video. The power-up default
setting is 24.
AD9880
0x28
1-0
Hsync Delay MSBs
Table 66. Detected TMDS Sync Results
Along with the eight bits following these ten bits set
the delay (in pixels) from the Hsync leading edge to
the start of active video. The power-up default setting
is 0x104.
0x29
7-0
Detect
0
1
0x2F
3-0
7-0
Detect
0
1
0x2F
Line Width LSBs
3-0
7-0
7
Ctrl Enable
Result
I2S signals on I2S lines
Ctrl [3:0] output on I2S lines
6-5
Detect
0
Detect
0
1
0x2F
4-0
HDCP Keys Read
Result
Failure to read HDCP keys
HDCP keys read
2-0
HDMI Quality
These read-only bits indicate a level of HDMI quality
based on the DE (display enable) edges. A larger
number indicates a higher quality.
I2S Output Mode
0x30
6
HDMI Content Encrypted
This read-only bit is high when HDCP decryption is
in use (content is protected). The signal goes low
when HDCP is not being used. Customers can use this
bit to determine whether or not to allow copying of
the content. The bit should be sampled at regular
intervals since it can change on a frame by frame
basis.
Table 65. I2S Output Select
0x2E
3
Table 69. HDCP Keys
0x2F
These bits select between four options for the I2S
output: I2S, right-justified, left-justified, or raw
IEC60958 mode. The power-up default setting is 00.
I2S Output Mode
00
01
10
11
Result
AV not muted
AV muted
This read-only bit reports if the HDCP keys were read
successfully.
Table 64. CTRL Enable.
0x2E
Table 68. Detected AV Mute Status
0x2F
When set, this bit allows Ctrl [3:0] signals decoded
from the DVI to be output on the I2S data pins. The
power-up default setting is 0.
Select
0
1
AV Mute
Screen Height LSBs
See the Screen Height MSBs section.
0x2E
4
Screen Height MSBs
Along with the 8 bits following these 12 bits, set the
height of the active screen (in lines). The power-up
default setting is 0x2D0.
0x2D
Result
No TMDS clock present
TMDS clock detected
This read-only bit indicates the presence of AV (audio
video) mute based on general control packets.
See the line width MSBs section.
0x2C
TMDS Active
Table 67. Detected TMDS Clock Results
Line Width MSBs
Along with the 8 bits following these 12 bits, set the
width of the active video line (in pixels). The powerup default setting is 0x500.
0x2B
5
This read only bit indicates the presence of a TMDS
clock.
Hsync Delay LSBs
See the Hsync Delay MSBs section.
0x2A
Result
No TMDS DE present
TMDS DE detected
Result
I2S mode
Right-Justified
Left-Justified
Raw IEC60958 mode
Table 70. HDCP Activity
I2S Bit Width
These bits set the I2S bit width for right-justified
mode. The power-up default setting is 24 bits.
Detect
0
1
6
0x30
TMDS Sync Detect
This read-only bit indicates the presence of a TMDS
DE.
Rev. 0 | Page 47 of 64
Result
HDCP not in use
HDCP decryption in use
5
DVI Hsync Polarity
This read-only bit indicates the polarity of the DVI
Hsync.
AD9880
0x32
Table 71. DVI Hsync Polarity Detect
Detect
0
1
0x30
Result
DVI Hsync polarity is low active
DVI Hsync polarity is high active
4
This read-only bit indicates the polarity of the DVI
Vsync.
0x33
Result
DVI Vsync polarity is low active
DVI Vsync polarity is high active
3-0
0x33
These read-only bits indicate the pixel repetition on
DVI. 0 = 1×, 1 = 2×, 2 = 3×, up to a maximum
repetition of 10× (0x9).
0x33
7-4
0x34
3-0
7
6
0x34
7-6
Macrovision Pulse Limit Select
5
Low Frequency Mode
Sets whether the audio PLL is in low frequency mode
or not. Low frequency mode should only be set for
pixel clocks < 80 MHz.
Macrovision Pulse Min
0x34
4
Low Frequency Override
Allows the previous bit to be used to set low frequency
mode rather than the internal autodetect.
Macrovision Oversample Enable
Tells the Macrovision detection engine whether we are
oversampling or not. This accommodates 27 MHz
sampling for SDTV and 54 MHz sampling for
progressive scan and is used as a correction factor for
clock counts. Power up default is 0.
0x32
Macrovision Line Count End
00 = 6
01 = 4
10 = 5 (default)
11 = 7
Macrovision Pulse Max
These bits set the pseudo sync pulse width maximum
for Macrovision detection in pixel clocks. This is
functional for 13.5 MHz SDTV or 27 MHz progressive
scan. Power up default is 6.
0x32
5-0
Sets the number of pulses required in the last three
lines (SD mode only). If there is not at least this
number of MV pulses, the engine stops. These two
bits define the following pulse counts:
These bits set the pseudo sync pulse width maximum
for Macrovision detection in pixel clocks. This is
functional for 13.5 MHz SDTV or 27 MHz progressive
scan. Power up default is 9.
0x31
Macrovision Settings Override
Sets the end line for Macrovision detection. Along
with Register 0x32, Bits [5:0] they define the region
where MV pulses are expected to occur. The power up
default is Line 21.
MACROVISION
0x31
6
0 = use hard coded settings for line counts and pulse
widths
1 = use I2C values for these settings
Table 73.
Repetition Multiplier
1×
2×
3×
4×
5×
6×
7×
8×
9×
10×
Macrovision Detect Mode
This defines whether preset values are used for the
MV line counts and pulse widths or the values stored
in I2C registers.
HDMI Pixel Repetition
Select
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
7
0 = standard definition
1 = progressive scan mode
Table 72. DVI Vsync Polarity Detect
0x30
Macrovision Line Count Start
Sets the start line for Macrovision detection. Along
with Register 0x33, Bits [5:0] they define the region
where MV pulses are expected to occur. The power-up
default is Line 13.
DVI Vsync Polarity
Detect
0
1
5-0
0x34
3
Up Conversion Mode
0 = repeat Cb/Cr values
1 = interpolate Cb/Cr values
0x34
Macrovision PAL Enable
Tells the Macrovision detection engine to enter PAL
mode when set to 1. Default is 0 for NTSC mode.
Rev. 0 | Page 48 of 64
2
CbCr Filter Enable
Enables the FIR filter for 4:2:2 CbCr output.
AD9880
0x38
COLOR SPACE CONVERSION
0x34
0x39
1
0x3A
0x3B
This bit enables the color space converter. The powerup default setting is 0.
Select
0
1
Result
Disable color space converter
Enable color space converter
6-5 Color space Converter Mode
0x44
0x45
7-0
4-0
CSC B2 LSBs
CSC B3 MSBs
7-0
4-0
CSC B3 LSBs
CSC B4 MSBs
7-0
4-0
CSC B4 LSBs
CSC C1 MSBs
0x46
0x47
7-0
4-0
CSC C1 LSBs
CSC C2 MSBs
7-0
4-0
CSC C2 LSBs
CSC C3 MSBs
The default value for the 13-bit C3 is 0x0E87.
Color space Conversion Coefficient A1 LSBs
0x4A
0x4B
7-0
4-0
CSC C3 LSBs
CSC C4 MSBs
The default value for the 13-bit C4 is 0x18BD.
CSC A2 MSBs
These five bits form the 5 MSBs of the Color space
Conversion Coefficient A2. Combined with the 8
LSBs of the following register they form a 13 bit twos
complement coefficient that is user programmable.
The equation takes the form of:
ROUT = (A1 × RIN) + (A2 × GIN) + (A3 × BIN) + A4
GOUT = (B1 × RIN) + (B2 × GIN) + (B3 × BIN) + B4
BOUT = (C1 × RIN) + (C2 × GIN) + (C3 × BIN) + C4
CSC B1 LSBs
CSC B2 MSB
The default value for the 13-bit C1 is 0x0000.
0x48
0x49
See the Register 0x35 section.
4-0
7-0
4-0
The default value for the 13 bit C2 is 0x0800.
The default value for the 13 bit A1 coefficient is
0x0C52.
0x37
CSC A4 LSBs
CSC B1 MSBs
The default value for the 13-bit B4 is 0x0291.
Color space Conversion Coefficient A1 MSBs
ROUT = (A1 × RIN) + (A2 × GIN) + (A3 × BIN) + A4
GOUT = (B1 × RIN) + (B2 × GIN) + (B3 × BIN) + B4
BOUT = (C1 × RIN) + (C2 × GIN) + (C3 × BIN) + C4
7-0
0x40
0x41
0x42
0x43
These 5 bits form the 5 MSBs of the Color space
Conversion Coefficient A1. This combined with the
8 LSBs of the following register form a 13-bit twos
complement coefficient which is user programmable.
The equation takes the form of:
0x36
7-0
4-0
The default value for the 13-bit B3 is 0x1E89.
Result
±1.0, −4096 to 4095
±2.0, −8192 to 8190
±4.0, −16384 to 16380
4-0
CSC A3 LSBs
CSC A4 MSBs
The default value for the 13-bit B2 is 0x0800.
Table 75. CSC Fixed Point Converter Mode
0x35
7-0
4-0
The default value for the 13-bit B1 is 0x1C54.
These two bits set the fixed point position of the CSC
coefficients, including the A4, B4, and C4 offsets.
Select
00
01
1×
CSC A3 MSBs
The default value for the 13-bit A4 is 0x19D7.
0x3E
0x3F
0x35
4-0
The default value for the 13-bit A3 is 0x0000.
0x3C
0x3D
Table 74. Color space Converter
CSC A2 LSBs
See the Register 0x37 section.
The default power up values for the color space converter coefficients (R0x35 through R0x4C) are set for
ATSC RGB to YCbCr conversion. They are completely
programmable for other conversions.
Color space Converter Enable
7-0
0x4C
0x57
0x57
0x57
0x57
0x58
7-0
7
6
3
2
7
CSC C4 LSBs
A/V Mute Override
A/V Mute Value
Disable AV Mute
Disable Audio Mute
MCLK PLL Enable
This bit enables the use of the analog PLL.
0x58
The default value for the 13-bit A2 coefficient is
0x0800.
6-4
MCLK PLL_N
These bits control the division of the MCLK out of the
PLL.
Rev. 0 | Page 49 of 64
AD9880
Table 76.
PLL_N [2:0]
0
1
2
3
4
5
6
7
0x58
3
Table 78.
MCLK Divide Value
/1
/2
/3
/4
/5
/6
/7
/8
Packet Detect Bit
0
1
2
3
4
5
6
0x5B
N_CTS_Disable
2-0
MCLK fs_N
These bits control the multiple of 128 fs used for
MCLK out.
Table 77.
MCLK fs_N [2:0]
0
1
2
3
4
5
6
7
0x59
6
fs Multiple
128
256
384
512
640
768
896
1024
5
4
MDA/MCL PU Disable
CLK Term O/R
2
0x62
0x7B
1
FIFO Reset OF
This bit resets the audio FIFO if overflow is detected.
0x59
0
MDA/MCL Three-State
0x7C
0x7D
0x7D
This bit three-states the MDA/MCL lines to allow incircuit programming of the EEPROM.
0x5A
6-0
Frequency (kHz)
44.1
48
32
88.2
96
176.4
192
Word Length
CTS (Cycle Time Stamp) (19-12)
7-0
7-4
3-0
CTS (11-4)
CTS (3-0)
N (19-16)
These are the most significant 4 bits of a 20-bit word
used along with the 20-bit CTS term to regenerate the
audio clock.
Packet Detect
This register indicates if a data packet in specific
sections has been detected. These seven bits are
updated if any specific packet has been received since
last reset or loss of clock detect. Normal is 0x00.
3-0
7-0
These are the most significant 8 bits of a 20-bit word
used in the 20-bit N term in the regeneration of the
audio clock.
FIFO Reset UF
This bit resets the audio FIFO if underflow is detected.
0x59
Channel Status Mode
PCM Audio Data
Copyright Information
Linear PCM Identification
Use of Channel Status Block
Channel Status Category Code
Channel Number
Source Number
Clock Accuracy
Sampling Frequency
Manual CLK Term
This bit allows normal clock termination or
disconnects this. 0 = normal, 1 = disconnected.
0x59
7-6
5-3
2
1
0
7-0
7-4
3-0
5-4
3-0
Code
0x0
0x2
0x3
0x8
0xA
0xC
0xE
This bit allows for overriding during power down.
0 = auto, 1 = manual.
0x59
0x5E
0x5E
0x5E
0x5E
0x5E
0x5F
0x60
0x60
0x61
0x61
Table 79.
This bit disables the inter MDA/MCL pull-ups.
0x59
HDMI Mode
0 = DVI, 1 = HDMI.
This bit makes it possible to prevent the N/CTS packet
on the link from writing to the N and CTS registers.
0x58
3
Packet Detected
AVI infoframe
Audio infoframe
SPD infoframe
MPEG Source infoframe
ACP packets
ISRC1 packets
ISRC2 packets
0x80
0x81
Rev. 0 | Page 50 of 64
AVI Infoframe Version
6-5
Y [1:0]
This register indicates whether data is RGB, 4:4:4 or
4:2:2.
AD9880
0x85
Table 80.
Y
00
01
10
Video Data
RGB
YCbCr 4:2:2
YCbCr 4:4:4
0x81
4
Active Format Information Present
3-2
0x86
Bar Information
Bar Type
No bar information
Horizontal bar information valid
Vertical bar information valid
Horizontal and vertical bar information valid
0x81
1-0
0x87
Scan Information
Scan Type
No information
Overscanned (television)
Underscanned (computer)
0x82
7-6
Colorimetry
Table 83.
C [1:0]
00
01
10
Colorimetry
No data
SMPTE 170M, ITU601
ITU 709
0x82
5-4
Picture Aspect Ratio
Aspect Ratio
No data
4:3
16:9
0x82
3-0
0x88
0x83
1-0
Nonuniform Picture Scaling
0x89
0x84
Picture Scaling
No known nonuniform scaling
Has been scaled horizontally
Has been scaled vertically
Has been scaled both horizontally and vertically
6-0
Active Line Start MSB
7-0
Active Line End LSB
Combined with the MSB in Register 0x8A these bits
indicate the last line of active video. All lines past this
comprise a lower horizontal bar. This is used in letterbox modes. If the 2-byte value is greater than the
number of lines in the display, there is no lower
horizontal bar.
0x8A
7-0
Active Line End MSB
See Register 0x89.
0x8B
7-0
Active Pixel Start LSB
Combined with the MSB in Register 0x8C, these bits
indicate the first pixel in the display which is active
video. All pixels before this comprise a left vertical bar.
If the 2-byte value is 0x00, there is no left bar.
Table 86.
SC [1:0]
00
01
10
11
7-0
Changes Occurred
AVI infoframe
Audio infoframe
SPD infoframe
MPEG Source infoframe
ACP packets
ISRC1 packets
ISRC2 packets
See Register 0x86.
Active Format Aspect Ratio
Active Format A/R
Same as picture aspect ratio (M [1:0])
4:3 (center)
16:9 (center)
14:9 (center)
New Data Flags (NDF)
NDF Bit number
0
1
2
3
4
5
6
Table 85.
R [3:0]
0x8
0x9
0xA
0xB
6-0
Table 87.
Table 84.
M[1:0]
00
01
10
Active Line Start LSB
This register indicates whether data in specific
sections has changed. In the address space from 0x80
to 0xFF, each register address ending in 0b111 (for
example, 0x87, 0x8F, 0x97, 0xAF) is an NDF register.
They all have the same data and all are reset upon
reading any one of them.
Table 82.
S [1:0]
00
01
10
7-0
Combined with the MSB in Register 0x88, these bits
indicate the beginning line of active video. All lines
before this comprise a top horizontal bar. This is used
in letter box modes. If the 2-byte value is 0x00, there is
no horizontal bar.
Table 81.
B
00
01
10
11
Pixel Repeat
This value indicates how many times the pixel was
repeated. 0x0 = no repeats, sent once, 0x8 = 8 repeats,
sent 9 times, and so on.
0 = no data
1 = active format information valid
0x81
3-0
0x8C
7-0
Active Pixel Start MSB
See Register 0x8B.
Video ID Code
See CEA EDID short video descriptors.
Rev. 0 | Page 51 of 64
AD9880
0x8D
7-0
Active Pixel End LSB
0x91
Combined with the MSB in Register 0x8E these bits
indicate the last active video pixel in the display. All
pixels past this comprise a right vertical bar. If the
2-byte value is greater than the number of pixels in the
display, there is no vertical bar.
0x8E
7-0
Active Pixel End MSB
See Register 0x8D.
0x8F
6-0
NDF
See Register 0x87.
0x90
0x91
7-0
7-4
Audio Infoframe Version
Audio Coding Type
These bits identify the audio coding so that the
receiver may process audio properly.
Table 88.
CT [3:0]
0x0
0x1
0x2
0x3
0x4
0x5
0x6
0x7
0x8
Audio Coding
Refer to stream header
IEC60958 PCM
AC-3
MPEG1 (Layers 1 and 2)
MP3 (MPEG1 Layer 3)
MPEG2 (multichannel)
AAC
DTS
ATRAC
2-0
Audio Channel Count
These bits specify how many audio channels are being
sent—2 channels to 8 channels.
Table 89.
CC [2:0]
000
001
010
011
100
101
110
111
0x92
0x92
0x93
Channel Count
Refer to stream header
2
3
4
5
6
7
8
4-2
1-0
7-0
Sampling Frequency
Ample Size
Max Bit Rate
For compressed audio only when this value is
multiplied by 8 kHz represents the maximum bit rate.
A value of 0x08 in this field would yield a maximum
bit rate of (8 kHz × 8 kHz = 64 kHz).
0x94
7-0
Speaker Mapping
These bits define the mapping (suggested placement)
of speakers.
Table 90.
Abbreviation
FL
FC
FR
FCL
FCR
RL
RC
RR
RCL
RCR
LFE
Rev. 0 | Page 52 of 64
Speaker Placement
Front left
Front center
Front right
Front center left
Front center right
Rear left
Rear center
Rear right
Rear center left
Rear center right
Low frequency effect
AD9880
Table 91.
CA
Bit 4
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
Bit 3
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0x95
0x95
7
6-3
0x96
0x97
Bit 2
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
Bit 1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
Bit 0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Channel Number
Bit 8
Bit 7
–
–
–
–
–
RRC
RRC
RRC
RRC
FRC
FRC
FRC
FRC
FRC
FRC
FRC
FRC
FRC
FRC
FRC
FRC
–
RC
RC
RC
RC
RLC
RLC
RLC
RLC
FLC
FLC
FLC
FLC
FLC
FLC
FLC
FLC
FLC
FLC
FLC
FLC
Down-Mix Inhibit
Level Shift Values
Bit 6
Bit 5
RR
RR
RR
RR
RR
RR
RR
RR
RR
RR
RR
RR
–
–
–
–
–
–
–
–
RR
RR
RR
RR
RC
RC
RC
RC
RL
RL
RL
RL
RL
RL
RL
RL
RL
RL
RL
RL
–
–
–
–
RC
RC
RC
RC
RL
RL
RL
RL
0x98
7-0
These bits define the amount of attenuation. The value
directly corresponds to the amount of attenuation: for
example, 0000 = 0 dB, 0001 = 1 dB to 1111 = 15 dB
attenuation.
0x99
7-0
7-0
6-0
0x9A
0x9B
0x9C
0x9D
0x9E
0x9F
Reserved
New Data Flags
See Register 0x87 for a description.
Bit 4
–
–
FC
FC
–
–
FC
FC
–
–
FC
FC
–
–
FC
FC
–
–
FC
FC
–
v
FC
FC
–
–
FC
FC
–
–
FC
FC
Bit 3
–
LFE
–
LFE
–
LFE
–
LFE
–
LFE
–
LFE
–
LFE
–
LFE
–
LFE
–
LFE
v
LFE
–
LFE
–
LFE
–
LFE
v
LFE
–
LFE
Bit 2
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
Bit 1
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
Source Product Description (SPD)
Infoframe Version
Vender Name Character 1 (VN1)
This is the first character in eight that is the name of
the company that appears on the product. The data
characters are 7-bit ASCII code.
7-0
7-0
7-0
7-0
7-0
6-0
VN2
VN3
VN4
VN5
VN6
New Data Flags
See Register 0x87 for a description.
Rev. 0 | Page 53 of 64
AD9880
0xA0
0xA1
0xA2
7-0
7-0
7-0
VN7
VN8
Product Description Character 1 (PD1)
This is the first character of 16 which contains the
model number and a short description of the product.
The data characters are 7-bit ASCII code.
0xA3
0xA4
0xA5
0xA6
0xA7
7-0
7-0
7-0
7-0
6-0
PD2
PD3
PD4
PD5
New Data Flags
See Register 0x87 for a description.
0xA8
0xA9
0xAA
0xAB
0xAC
0xAD
0xAE
0xAF
7-0
7-0
7-0
7-0
7-0
7-0
7-0
6-0
PD6
PD7
PD8
PD9
PD10
PD11
PD12
New Data Flags
See Register 0x87 for a description.
0xB0
0xB1
0xB2
0xB3
0xB4
7-0
7-0
7-0
7-0
7-0
PD13
PD14
PD15
PD16
Source Device Information Code
These bytes classify the source device.
Table 92.
SDI Code
0x00
0x01
0x02
0x03
0x04
0x05
0x06
0x07
0x08
0x09
0xB7
Source
Unknown
Digital STB
DVD
D-VHS
HDD video
DVC
DSC
Video CD
Game
PC general
6-0
0xBA
0xBB
0xBC
0xBD
7-0
7-0
Table 93.
FR
0
1
Field Type
New field or picture
Repeated field
0xBD
1-0
MPEG Frame
This identifies the frame as I, B, or P.
Table 94.
MF [1-0]
00
01
10
11
0xBE
0xBF
Frame Type
Unknown
I—picture
B—picture
P—picture
7-0
6-0
Reserved
New Data Flags
See Register 0x87 for a description.
0xC0
Type)
7-0
Audio Content Protection Packet (ACP
These bits define which audio content protection is used.
Table 95.
Code
0x00
0x01
0x02
0x03
0x04—0xFF
0xC1
0xC2
0xC3
0xC4
0xC5
0xC7
ACP Type
Generic audio
IEC 60958-identified audio
DVD-audio
Reserved for super audio CD (SACD)
Reserved
ACP Packet Byte 0 (ACP_PB0)
7-0
ACP_PB1
7-0
ACP_PB2
7-0
ACP_PB3
7-0
ACP_PB4
6-0
New Data Flags
See Register 0x87 for a description.
0xC8 7
International Standard Recording Code
(ISRC1) Continued
This bit indicates that a continuation of the 16 ISRC1
packet bytes (an ISRC2 packet) is being transmitted.
New Data Flags
MPEG Source Infoframe Version
MPEG Bit Rate Byte 0 (MB0)
MB1
MB2
MB3—Upper Byte
Field Repeat
This defines whether the field is new or repeated.
See Register 0x87 for a description.
0xB8
0xB9
7-0
7-0
7-0
4
0xC8
6
ISRC1 Valid
This bit is an indication of the whether ISRC1 packet
bytes are valid.
This is the lower 8 bits of 32 bits that specify the
MPEG bit rate in Hz.
Rev. 0 | Page 54 of 64
AD9880
Table 96.
ISRC1 Valid
0
1
Description
ISRC1 status bits and PBs not valid
ISRC1 status bits and PBs valid
0xC8
ISRC Status
2-0
0xD9
0xDA
0xDB
0xDC
These bits define where in the ISRC track the samples
are: at least two transmissions of 001 occur at the
beginning of the track, while in the middle of the
track, continuous transmission of 010 occurs followed
by at least two transmissions of 100 near the end of the
track.
0xC9
0xCA
0xCB
0xCC
0xCD
0xCE
0xCF
7-0
7-0
7-0
7-0
7-0
7-0
6-0
ISRC1 Packet Byte 0 (ISRC1_PB0)
ISRC1_PB1
ISRC1_PB2
ISRC1_PB3
ISRC1_PB4
ISRC1_PB5
New Data Flags
See Register 0x87 for a description.
0xD0
0xD1
0xD2
0xD3
0xD4
0xD5
0xD6
0xD7
7-0
7-0
7-0
7-0
7-0
7-0
7-0
6-0
ISRC1_PB6
ISRC1_PB7
ISRC1_PB8
ISRC1_PB9
ISRC1_PB10
ISRC1_PB11
ISRC1_PB12
New Data Flags
See Register 0x87 for a description.
0xD8
7-0
ISRC1_PB13
7-0
7-0
7-0
7-0
ISRC1_PB14
ISRC1_PB15
ISRC1_PB16
ISRC2 Packet Byte 0 (ISRC2_PB0)
This is transmitted only when the ISRC continue bit
(Register 0xC8 Bit 7) is set to 1.
0xDD
0xDE
0xDF
7-0
7-0
6-0
ISRC2_PB1
ISRC2_PB2
New Data Flags
See Register 0x87 for a description.
0xE0
0xE1
0xE2
0xE3
0xE4
0xE5
0xE6
0xE7
7-0
7-0
7-0
7-0
7-0
7-0
7-0
6-0
ISRC2_PB3
ISRC2_PB4
ISRC2_PB5
ISRC2_PB6
ISRC2_PB7
ISRC2_PB8
ISRC2_PB9
New Data Flags
See Register 0x87 for a description.
0xE8
0xE9
0xEA
0xEB
0xEC
0xED
0xEE
Rev. 0 | Page 55 of 64
7-0
7-0
7-0
7-0
7-0
7-0
7-0
ISRC2_PB10
ISRC2_PB11
ISRC2_PB12
ISRC2_PB13
ISRC2_PB14
ISRC2_PB15
ISRC2_PB16
AD9880
2-WIRE SERIAL CONTROL PORT
Data Transfer via Serial Interface
A 2-wire serial interface control interface is provided in the
AD9880. Up to two AD9880 devices can be connected to the
2-wire serial interface, with a unique address for each device.
For each byte of data read or written, the MSB is the first bit of
the sequence.
The 2-wire serial interface comprises a clock (SCL) and a
bidirectional data (SDA) pin. The analog flat panel interface
acts as a slave for receiving and transmitting data over the serial
interface. When the serial interface is not active, the logic levels
on SCL and SDA are pulled high by external pull-up resistors.
Data received or transmitted on the SDA line must be stable for
the duration of the positive-going SCL pulse. Data on SDA must
change only when SCL is low. If SDA changes state while SCL is
high, the serial interface interprets that action as a start or stop
sequence.
There are six components to serial bus operation:
•
Start signal
•
Slave address byte
•
Base register address byte
•
Data byte to read or write
•
Stop signal
•
Acknowledge (Ack)
If the AD9880 does not acknowledge the master device during a
write sequence, the SDA remains high so the master can generate a stop signal. If the master device does not acknowledge the
AD9880 during a read sequence, the AD9880 interprets this as
end of data. The SDA remains high, so the master can generate
a stop signal.
Writing data to specific control registers of the AD9880 requires
that the 8-bit address of the control register of interest be written after the slave address has been established. This control
register address is the base address for subsequent write operations. The base address auto-increments by one for each byte of
data written after the data byte intended for the base address. If
more bytes are transferred than there are available addresses,
the address does not increment and remains at its maximum
value. Any base address higher than the maximum value does
not produce an acknowledge signal.
Data are read from the control registers of the AD9880 in a
similar manner. Reading requires two data transfer operations:
When the serial interface is inactive (SCL and SDA are high)
communications are initiated by sending a start signal. The start
signal is a high-to-low transition on SDA while SCL is high.
This signal alerts all slaved devices that a data transfer sequence
is coming.
The first eight bits of data transferred after a start signal
comprise a seven bit slave address (the first seven bits) and a
single R/W\ bit (the eighth bit). The R/W\ bit indicates the
direction of data transfer, read from (1) or write to (0) the slave
device. If the transmitted slave address matches the address of
the device (set by the state of the SA0 input pin as shown in
Table 97), the AD9880 acknowledges by bringing SDA low on
the 9th SCL pulse. If the addresses do not match, the AD9880
does not acknowledge.
The base address must be written with the R/W bit of the slave
address byte low to set up a sequential read operation.
Reading (the R/W bit of the slave address byte high) begins at
the previously established base address. The address of the read
register auto-increments after each byte is transferred.
To terminate a read/write sequence to the AD9880, a stop signal
must be sent. A stop signal comprises a low-to-high transition
of SDA while SCL is high.
A repeated start signal occurs when the master device driving
the serial interface generates a start signal without first generating a stop signal to terminate the current communication. This
is used to change the mode of communication (read, write)
between the slave and master without releasing the serial
interface lines.
Table 97. Serial Port Addresses
Bit 7
A6 (MSB)
1
Bit 6
A5
0
Bit 5
A4
0
Bit 4
A3
1
Bit 3
A2
1
Bit 2
A1
0
Bit 1
A0
0
Rev. 0 | Page 56 of 64
AD9880
SDA
tBUFF
tDSU
tDHO
tSTAH
tSTASU
tSTOSU
tDAL
05087-007
SCL
tDAH
Figure 17. Serial Port Read/Write Timing
Serial Interface Read/Write Examples
Read from one control register:
Write to one control register:
•
Start signal
•
Start signal
•
Slave address byte (R/W\ bit = low)
•
Slave address byte (R/W\ bit = low)
•
Base address byte
•
Base address byte
•
Start signal
•
Data byte to base address
•
Slave address byte (R/W\ bit = high)
•
Stop signal
•
Data byte from base address
• Stop signal
Read from four consecutive control registers:
Write to four consecutive control registers:
•
Start signal
•
Slave address byte (R/W\ bit = LOW)
•
Base address byte
•
Data byte to base address
•
Data byte to (base address + 1)
•
Data byte to (base address + 2)
•
Data byte to (base address + 3)
•
Stop signal
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Start signal
•
Slave address byte (R/W\ bit = low)
•
Base address byte
•
Start signal
•
Slave address byte (R/W\ bit = high)
•
Data byte from base address
•
Data byte from (base address + 1)
•
Data byte from (base address + 2)
•
Data byte from (base address + 3)
•
Stop signal
ACK
05087-008
SDA
•
SCL
Figure 18. Serial Interface—Typical Byte Transfer
Rev. 0 | Page 57 of 64
AD9880
PCB LAYOUT RECOMMENDATIONS
The AD9880 is a high-precision, high-speed analog device. To
achieve the maximum performance from the part, it is important to have a well laid-out board. The following is a guide for
designing a board using the AD9880.
Analog Interface Inputs
Using the following layout techniques on the graphics inputs is
extremely important:
•
Minimize the trace length running into the graphics
inputs. This is accomplished by placing the AD9880 as
close as possible to the graphics VGA connector. Long
input trace lengths are undesirable, because they pick up
more noise from the board and other external sources.
•
Place the 75 Ω termination resistors (see Figure 3) as close
to the AD9880 chip as possible. Any additional trace length
between the termination resistors and the input of the
AD9880 increases the magnitude of reflections, which
corrupts the graphics signal.
•
Use 75 Ω matched impedance traces. Trace impedances
other than 75 Ω also increase the chance of reflections.
The AD9880 has very high input bandwidth (300 MHz). While
this is desirable for acquiring a high resolution PC graphics
signal with fast edges, it means that it also captures any high
frequency noise present. Therefore, it is important to reduce the
amount of noise that gets coupled to the inputs. Avoid running
any digital traces near the analog inputs.
Due to the high bandwidth of the AD9880, sometimes low-pass
filtering the analog inputs can help to reduce noise. For many
applications, filtering is unnecessary. Experiments have shown
that placing a series ferrite bead prior to the 75 Ω termination
resistor is helpful in filtering out excess noise. Specifically, the
part used was the Fair-Rite 2508051217Z0, but each application
may work best with a different bead value. Alternatively, placing
a 100 Ω to 120 Ω resistor between the 75 Ω termination resistor
and the input coupling capacitor can also be beneficial.
The bypass capacitors should be physically located between the
power plane and the power pin. Current should flow from the
power plane to the capacitor to the power pin. Do not make the
power connection between the capacitor and the power pin.
Placing a via underneath the capacitor pads down to the power
plane is generally the best approach.
It is particularly important to maintain low noise and good
stability of PVDD (the clock generator supply). Abrupt changes
in PVDD can result in similarly abrupt changes in sampling clock
phase and frequency. This can be avoided by careful attention to
regulation, filtering, and bypassing. It is highly desirable to
provide separate regulated supplies for each of the analog
circuitry groups (VD and PVDD).
Some graphic controllers use substantially different levels of
power when active (during active picture time) and when idle
(during Hsync and Vsync periods). This can result in a
measurable change in the voltage supplied to the analog supply
regulator, which can in turn produce changes in the regulated
analog supply voltage. This can be mitigated by regulating the
analog supply, or at least PVDD, from a different, cleaner, power
source (for example, from a 12 V supply).
It is recommended to use a single ground plane for the entire
board. Experience has repeatedly shown that the noise performance is the same or better with a single ground plane. Using
multiple ground planes can be detrimental since each separate
ground plane is smaller and long ground loops can result.
In some cases, using separate ground planes is unavoidable. For
those cases, it is recommend to place a single ground plane
under the AD9880. The location of the split should be at the
receiver of the digital outputs. In this case it is even more
important to place components wisely because the current
loops are much longer, (current takes the path of least
resistance). An example of a current loop is power plane to
AD9880 to digital output trace to digital data receiver to digital
ground plane to analog ground plane .
PLL
Power Supply Bypassing
It is recommended to bypass each power supply pin with a
0.1 μF capacitor. The exception is in the case where two or more
supply pins are adjacent to each other. For these groupings of
powers/grounds, it is only necessary to have one bypass
capacitor. The fundamental idea is to have a bypass capacitor
within about 0.5 cm of each power pin. Also, avoid placing the
capacitor on the opposite side of the PC board from the
AD9880, since that interposes resistive vias in the path.
Place the PLL loop filter components as close as possible to the
FILT pin.
Do not place any digital or other high frequency traces near
these components.
Use the values suggested in the datasheet with 10% tolerances
or less.
Rev. 0 | Page 58 of 64
AD9880
Outputs (Both Data and Clocks)
Try to minimize the trace length that the digital outputs have to
drive. Longer traces have higher capacitance, which require
more current that causes more internal digital noise.
Shorter traces reduce the possibility of reflections.
keeping traces short and by connecting the outputs to only one
device. Loading the outputs with excessive capacitance increases
the current transients inside of the AD9880 and creates more
digital noise on its power supplies.
Digital Inputs
Adding a series resistor of value 50 Ω to 200 Ω can suppress
reflections, reduce EMI, and reduce the current spikes inside of
the AD9880. If series resistors are used, place them as close as
possible to the AD9880 pins (although try not to add vias or
extra length to the output trace to move the resistors closer).
If possible, limit the capacitance that each of the digital outputs
drives to less than 10 pF. This can be easily accomplished by
The digital inputs on the AD9880 were designed to work with
3.3 V signals, but are tolerant of 5.0 V signals. Therefore, no
extra components need to be added if using 5.0 V logic.
Any noise that enters the Hsync input trace can add jitter to the
system. Therefore, minimize the trace length and do not run
any digital or other high frequency traces near it.
Rev. 0 | Page 59 of 64
AD9880
COLOR SPACE CONVERTER (CSC) COMMON SETTINGS
Table 98. HDTV YCrCb (0 to 255) to RGB (0 to 255) (Default Setting for AD9880)
Register
Address
Value
Register
Address
Value
Register
Address
Value
0x35
0x0C
0x3D
0x1C
0x45
0x00
Red/Cr Coeff 1
0x36
0x52
Green/Y Coeff 1
0x3E
0x54
Blue/Cb Coeff 1
0x46
0x00
0x37
0x08
0x3F
0x08
0x47
0x08
Red/Cr Coeff 2
0x38
0x00
Green/Y Coeff 2
0x40
0x00
Blue/Cb Coeff 2
0x48
0x00
0x39
0x00
0x41
0x3E
0x49
0x0E
Red/Cr Coeff 3
0x3A
0x00
Green/Y Coeff 3
0x42
0x89
Blue/Cb Coeff 3
0x4A
0x87
0x3B
0x19
0x43
0x02
0x4B
0x18
Red/Cr Offset
0x3C
0xD7
Green/Y Offset
0x44
0x91
Blue/Cb Offset
0x4C
0xBD
Table 99. HDTV YCrCb (16 to 235) to RGB (0 to 255)
Register
Address
Value
Register
Address
Value
Register
Address
Value
0x35
0x47
0x3D
0x1D
0x45
0x00
Red/Cr Coeff 1
0x36
0x2C
Green/Y Coeff 1
0x3E
0xDD
Blue/Cb Coeff 1
0x46
0x00
0x37
0x04
0x3F
0x04
0x47
0x04
Red/Cr Coeff 2
0x38
0xA8
Green/Y Coeff 2
0x40
0xA8
Blue/Cb Coeff 2
0x48
0xA8
0x39
0x00
0x41
0x1F
0x49
0x08
Red/Cr Coeff 3
0x3A
0x00
Green/Y Coeff 3
0x42
0x26
Blue/Cb Coeff 3
0x4A
0x 75
0x3B
0x1C
0x43
0x01
0x4B
0x1B
Red/Cr Offset
0x3C
0x1F
Green/Y Offset
0x44
0x34
Blue/Cb Offset
0x4C
0x7B
Table 100. SDTV YCrCb (0 to 255) to RGB (0 to 255)
Register
Address
Value
Register
Address
Value
Register
Address
Value
0x35
0x2A
0x3D
0x1A
0x45
0x00
Red/Cr Coeff 1
0x36
0xF8
Green/Y Coeff 1
0x3E
0x6A
Blue/Cb Coeff. 1
0x46
0x00
0x37
0x08
0x3F
0x08
0x47
0x08
Red/Cr Coeff 2
0x38
0x00
Green/Y Coeff 2
0x40
0x00
Blue/Cb Coeff 2
0x48
0x00
0x39
0x00
0x41
0x1D
0x49
0x0D
Red/Cr Coeff 3
0x3A
0x00
Green/Y Coeff 3
0x42
0x50
Blue/Cb Coeff 3
0x4A
0xDB
0x3B
0x1A
0x43
0x04
0x4B
0x19
Red/Cr Offset
0x3C
0x84
Green/Y Offset
0x44
0x23
Blue/Cb Offset
0x4C
0x12
Table 101. SDTV YCrCb (16 to 235) to RGB (0 to 255)
Register
Address
Value
Register
Address
Value
Register
Address
Value
0x35
0x46
0x3D
0x1C
0x45
0x00
Red/Cr Coeff 1
0x36
0x63
Green/Y Coeff 1
0x3E
0xC0
Blue/Cb Coeff 1
0x46
0x00
0x37
0x04
0x3F
0x04
0x47
0x04
Red/Cr Coeff 2
0x38
0xA8
Green/Y Coeff 2
0x40
0xA8
Blue/Cb Coeff 2
0x48
0xA8
Rev. 0 | Page 60 of 64
0x39
0x00
0x41
0x1E
0x49
0x08
Red/Cr Coeff 3
0x3A
0x00
Green/Y Coeff 3
0x42
0x6F
Blue/Cb Coeff 3
0x4A
0x11
0x3B
0x1C
0x43
0x02
0x4B
0x1B
Red/Cr Offset
0x3C
0x84
Green/Y Offset
0x44
0x1E
Blue/Cb Offset
0x4C
0xAD
AD9880
Table 102. RGB (0 to 255) to HDTV YCrCb (0 to 255)
Register
Address
Value
Register
Address
Value
Register
Address
Value
0x35
0x08
0x3D
0x03
0x45
0x1E
Red/Cr Coeff 1
0x36
0x2D
Green/Y Coeff 1
0x3E
0x68
Blue/Cb Coeff 1
0x46
0x21
0x37
0x18
0x3F
0x0B
0x47
0x19
Red/Cr Coeff 2
0x38
0x93
Green/Y Coeff 2
0x40
0x71
Blue/Cb Coeff 2
0x48
0xB2
0x39
0x1F
0x41
0x01
0x49
0x08
Red/Cr Coeff
0x3A
0x3F
Green/Y Coeff 3
0x42
0x27
Blue/Cb Coeff 3
0x4A
0x2D
0x3B
0x08
0x43
0x00
0x4B
0x08
Red/Cr Offset
0x3C
0x00
Green/Y Offset
0x44
0x00
Blue/Cb Offset
0x4C
0x00
Table 103. RGB (0 to 255) to HDTV YCrCb (16 to 235)
Register
Address
Value
Register
Address
Value
Register
Address
Value
0x35
0x07
0x3D
0x02
0x45
0x1E
Red/Cr Coeff 1
0x36
0x06
Green/Y Coeff 1
0x3E
0xED
Blue/Cb Coeff 1
0x46
0x64
0x37
0x19
0x3F
0x09
0x47
0x1A
Red/Cr Coeff 2
0x38
0xA0
Green/Y Coeff 2
0x40
0xD3
Blue/Cb Coeff 2
0x48
0x96
0x39
0x1F
0x41
0x00
0x49
0x07
Red/Cr Coeff 3
0x3A
0x5B
Green/Y Coeff 3
0x42
0xFD
Blue/Cb Coeff 3
0x4A
0x06
0x3B
0x08
0x43
0x01
0x4B
0x08
Red/Cr Offset
0x3C
0x00
Green/Y Offset
0x44
0x00
Blue/Cb Offset
0x4C
0x00
Table 104. RGB (0 to 255) to SDTV YCrCb (0 to 255)
Register
Address
Value
Register
Address
Value
Register
Address
Value
0x35
0x08
0x3D
0x04
0x45
0x1D
Red/Cr Coeff 1
0x36
0x2D
Green/Y Coeff 1
0x3E
0xC9
Blue/Cb Coeff 1
0x46
0x3F
0x37
0x19
0x3F
0x09
0x47
0x1A
Red/Cr Coeff 2
0x38
0x27
Green/Y Coeff 2
0x40
0x64
Blue/Cb Coeff 2
0x48
0x93
0x39
0x1E
0x41
0x01
0x49
0x08
Red/Cr Coeff 3
0x3A
0xAC
Green/Y Coeff 3
0x42
0xD3
Blue/Cb Coeff 3
0x4A
0x2D
0x3B
0x08
0x43
0x00
0x4B
0x08
Red/Cr Offset
0x3C
0x00
Green/Y Offset
0x44
0x00
Blue/Cb Offset
0x4C
0x00
Table 105. RGB (0 to 255) to SDTV YCrCb (16 to 235)
Register
Address
Value
Register
Address
Value
Register
Address
Value
0x35
0x07
0x3D
0x04
0x45
0x1D
Red/Cr Coeff 1
0x36
0x06
Green/Y Coeff 1
0x3E
0x1C
Blue/Cb Coeff 1
0x46
0xA3
0x37
0x1A
0x3F
0x08
0x47
0x1B
Red/Cr Coeff 2
0x38
0x1E
Green/Y Coeff 2
0x40
0x11
Blue/Cb Coeff 2
0x48
0x57
Rev. 0 | Page 61 of 64
0x39
0x1E
0x41
0x01
0x49
0x07
Red/Cr Coeff 3
0x3A
0xDC
Green/Y Coeff 3
0x42
0x91
Blue/Cb Coeff 3
0x4A
0x06
0x3B
0x08
0x43
0x01
0x4B
0x08
Red/Cr Offset
0x3C
0x00
Green/Y Offset
0x44
0x00
Blue/Cb Offset
0x4C
0x00
AD9880
OUTLINE DIMENSIONS
16.00
BSC SQ
1.60 MAX
0.75
0.60
0.45
100
1
76
75
PIN 1
14.00
BSC SQ
TOP VIEW
(PINS DOWN)
1.45
1.40
1.35
0.15
0.05
SEATING
PLANE
0.20
0.09
7°
3.5°
0°
0.08 MAX
COPLANARITY
25
51
50
26
VIEW A
0.50
BSC
LEAD PITCH
VIEW A
ROTATED 90° CCW
0.27
0.22
0.17
COMPLIANT TO JEDEC STANDARDS MS-026-BED
Figure 19. 100-Lead Low Profile Quad Flat Package [LQFP]
(ST-100)
Dimensions shown in millimeters
ORDERING GUIDE
Model
AD9880KSTZ-100 1
AD9880KSTZ-1501
AD9880/PCB
1
Max Speeds (MHz)
Analog
Digital
100
100
150
150
Temperature Range
0°C to 70°C
0°C to 70°C
Z = Pb-free part.
Rev. 0 | Page 62 of 64
Package Description
100-Lead LQFP
100-Lead LQFP
Evaluation Board
Package Option
ST-100
ST-100
AD9880
NOTES
Rev. 0 | Page 63 of 64
AD9880
NOTES
© 2005 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D05087–0–8/05(0)
Rev. 0 | Page 64 of 64