Altera EP220-12 Classic epld Datasheet

®
May 1995, ver. 1
Features
Data Sheet
■
■
■
■
■
■
■
■
■
■
■
General
Description
Altera Corporation
A-ds-220/224-01
EP220 & EP224
Classic EPLDs
High-performance, low-power Erasable Programmable Logic
Devices (EPLDs) with 8 macrocells
–
Combinatorial speeds as low as 7.5 ns
–
Counter frequencies of up to 100 MHz
–
Pipelined data rates of up to 115 MHz
–
Maximum 5.5-ns Clock-to-output time; minimum 4.5-ns setup
time
Replacement or upgrade for 16V8/20V8 PAL and GAL devices
Up to 18 inputs (10 dedicated inputs) in EP220, 22 inputs (14
dedicated inputs) in EP224; up to 8 outputs in both EP220 and EP224
Macrocells independently programmable for both registered and
combinatorial logic
Programmable inversion control supporting active-high or activelow outputs
Low power consumption
–
Typical ICC = 90 mA at 25 MHz (for -7A speed grades)
–
Quarter-power mode (ICC = 40 mA)
–
Programmable zero-power mode with typical ICC = 50 µA
(for -10A and -12 speed grades)
Programmable Security Bit for total protection of proprietary designs
Low output skew for Clock driver applications
100% generically tested to provide 100% programming yield
Software and programming support from Altera and a wide range of
third-party tools
Available in windowed ceramic and one-time-programmable (OTP)
plastic packages
–
20-pin plastic J-lead package (PLCC)
–
20-pin ceramic and plastic dual in-line packages (CerDIP and
PDIP)
–
24-pin PDIP
–
28-pin PLCC
The EPROM-based EP220 and EP224 devices feature a flexible I/O
architecture and implement 150 usable (300 available) gates of custom
user logic functions. EP220 and EP224 devices can be used as upgrades for
high-speed bipolar programmable logic devices (PLDs) or for 74-series LS
and CMOS (SSI and MSI) logic devices in high-performance
microcomputer systems.
1
EP220 & EP224 Classic EPLDs
Compared to bipolar devices of equivalent speed, the EP220 and
EP224 offer lower power consumption, faster input-to-nonregistered-output delay (tPD) in combinatorial mode, and higher
counter frequencies in registered applications. This added
performance supports faster state machine designs compared to
bipolar devices, and provides additional timing margin for existing
designs. The EP220 and EP224 are ideal for high-volume
manufacturing of high-performance systems. These devices improve
performance and decrease system noise, power consumption, and
heat generation.
Functional
Description
2
Figure 1 shows block diagrams of the EP220 and EP224 device
architectures. The EP220 has 10 dedicated inputs and 8 I/O pins; the
EP224 has 14 dedicated inputs and 8 I/O pins.
Altera Corporation
EP220 & EP224 Classic EPLDs
Figure 1. EP220 & EP224 Block Diagram
Numbers in parentheses refer to the pin-out number.
EP220
Global Clock
INPUT/CLK
(1)
INPUT
(2)
INPUT
(3)
INPUT
(4)
INPUT
(5)
INPUT
(6)
INPUT
(7)
INPUT
(8)
INPUT
(9)
Global
Bus
Macrocell 1
Macrocell 2
Macrocell 3
Macrocell 4
Macrocell 5
Macrocell 6
Macrocell 7
Macrocell 8
I/O (19)
I/O (18)
I/O (17)
I/O (16)
I/O (15)
I/O (14)
I/O (13)
I/O (12)
Macrocell 1
Macrocell 2
Macrocell 3
Macrocell 4
Macrocell 5
Macrocell 6
Macrocell 7
Macrocell 8
I/O (22)
I/O (21)
I/O (20)
I/O (19)
I/O (18)
I/O (17)
I/O (16)
I/O (15)
INPUT (11)
EP224
Global Clock
INPUT/CLK
(1)
INPUT
(2)
INPUT
(3)
INPUT
(4)
INPUT
(5)
INPUT
(6)
INPUT
(7)
INPUT
(8)
INPUT
(9)
Global
Bus
INPUT (10)
INPUT (11)
INPUT (13)
INPUT (14)
INPUT (23)
The EP220 and EP224 architecture is based on a sum-of-products,
programmable-AND/fixed-OR structure. Each macrocell can be
individually programmed for combinatorial or registered output. An
inversion option allows each output to be configured for active-high or
active-low operation. Each I/O pin can be programmed to function as an
input, output, or bidirectional pin.
The EP220 and EP224 device architecture offers the following features:
■
■
Altera Corporation
Macrocells
High-frequency, low-skew global Clock
3
EP220 & EP224 Classic EPLDs
Macrocells
Each macrocell includes a product-term block with 8 AND product terms
feeding an OR gate. One product term is dedicated to the Output Enable
(OE) control of the tri-state buffer. The global logic array allows each
product term to connect to the true or complement of each input—36
inputs for the EP220, 44 inputs for the EP224—and I/O feedback signal.
See Figure 2.
Figure 2. EP220 & EP224 Macrocell
Output Enable
D
Q
CLK
Inversion
Control
Programmable
Register
Feedback to
Logic Array
Pin, I/O, and
Macrocell Feedback
Feedback
Select
Macrocells can be individually configured for registered or combinatorial
operation, providing a mixed-mode operation not available in fixedarchitecture PAL devices. When registered output is selected, feedback
from the register to the logic array bypasses the output buffer. When
combinatorial output is selected, feedback comes from the I/O pin
through the output buffer, and can be used for bidirectional I/O. Unlike
PAL and GAL devices, all eight outputs on the EP220 and EP224 allow a
combinatorial feedback signal from the I/O pin to feed the logic array.
Data is clocked into the macrocell’s D register on the rising edge of the
global Clock.
4
Altera Corporation
EP220 & EP224 Classic EPLDs
The XOR gate can implement active-high or active-low logic, and can use
DeMorgan’s inversion to reduce the number of product terms needed to
implement a function.
If the EP220 and EP224 register outputs do not require an OE signal, the
internal product term can hold the output in an enabled state; if a global
OE signal is required, any input can be dedicated to the task, and all eight
product terms can be programmed accordingly.
High-Frequency, Low-Skew Global Clock
EP220 and EP224 devices have extremely low output-pin skew: registered
output skew (tOCR) is typically less than 300 ps; combinatorial output
skew (tOSC) is typically less than 400 ps. This low output-skew rate makes
EP220 and EP224 devices ideal for high-frequency system Clock
applications, including Intel Pentium microprocessors, 486-based PCs,
and PCI bus designs.
PLD
Compatibility
The EP220 and EP224 devices are a logical superset of most high-speed,
24-pin PAL/GAL devices. Industry-standard JEDEC Files from
compatible devices can be programmed into EP220 or EP224 devices.
Table 1 summarizes some of the devices that can be replaced or upgraded
with EP220 and EP224 devices.
Table 1. EP220- and EP224-Compatible Devices (Part 1 of 4)
PAL/GAL Vendor
Advanced Micro
Devices
PAL/GAL Device
PAL16L8
Altera Replacement
Device
EP220-7
Speed
Grade
-7
PAL16R8
PALCE16V8
PAL20L8
EP224-7
PAL20R8
PALCE20V8
PAL16L8
EP220-10
-10
PAL16R8
PALCE16V8
PAL20L8
EP224-10
PAL20R8
PALCE20V8
Altera Corporation
5
EP220 & EP224 Classic EPLDs
Table 1. EP220- and EP224-Compatible Devices (Part 2 of 4)
PAL/GAL Vendor
Advanced Micro
Devices (continued)
PAL/GAL Device
PAL16L8D
Altera Replacement
Device
Speed
Grade
EP220-10A
-10A
PAL16R8D
PAL16R8-7
PALCE16V8
PAL20L8-10
EP224-10A
PAL20R8-10
PAL20R8-7
PALCE20V8
PAL16L8
EP220-12
-12
PAL16R8
PALCE16V8
PAL20L8
EP224-12
PAL20R8
PALCE20V8
Lattice
Semiconductor
Corp.
GAL16V8B
EP220-7
GAL20V8B
EP224-7
-7
GAL16V8A
EP220-10
-10
GAL16V8B
GAL20V8A
EP224-10
GAL20V8B
National
Semiconductor
PAL16L8
EP220-7
-7
EP220-10
-10
PAL16R8
PAL16L8
PAL16R8
GAL16V8A
PAL20L8
EP224-10
PAL20R8
GAL20V8A
PAL16L8D
EP220-10A
-10A
PAL16R8D
GAL16V8A
PAL20L8D
EP224-10A
PAL20R8D
GAL20V8A
6
Altera Corporation
EP220 & EP224 Classic EPLDs
Table 1. EP220- and EP224-Compatible Devices (Part 3 of 4)
PAL/GAL Vendor
National
Semiconductor
(continued)
PAL/GAL Device
PAL16L8
Altera Replacement
Device
Speed
Grade
EP220-12
-12
PAL16R8
GAL16V8A
PAL20L8
EP224-12
PAL20R8
GAL20V8A
Philips
Semiconductor
PLUS16L8
EP220-7
-7
PLUS16R8
PLUS20L8
EP224-7
PLUS20R8
PLUS16L8
EP220-10
-10
PLUS16R8
PLUS20L8
EP224-10
PLUS20R8
PLUS16L8D
EP220-10A
-10A
PLUS16R8D
PLUS16R8-7
PLUS20L8-10
EP224-10A
PLUS20R8-10
PLUS20R8-7
PLUS16L8
EP220-12
-12
PLUS16R8
PLUS20L8
EP224-12
PLUS20R8Texas Instruments,
Inc.
TIBPAL16L8
EP220-7
TIBPAL20L8
EP224-7
TIBPAL16L8
EP220-10
TIBPAL20L8
EP224-10
TIBPAL16L8-10
EP220-10A
-7
-10
-10A
TIBPAL16R8-10
TIBPAL16R8-7
TIBPAL20L8-10
EP224-10A
TIBPAL20R8-10
TIBPAL20R8-7
Altera Corporation
7
EP220 & EP224 Classic EPLDs
Table 1. EP220- and EP224-Compatible Devices (Part 4 of 4)
PAL/GAL Vendor
Texas Instruments,
Inc. (continued)
PAL/GAL Device
TIBPAL16L8
Altera Replacement
Device
Speed
Grade
EP220-12
-12
TIBPAL16R6
TIBPAL16R8
TIBPAL20L8
EP224-12
TIBPAL20R6
TIBPAL20R8
Power-On
Characteristics
The EP220 and EP224 inputs and outputs respond a maximum of 1 µs
after VCC power-up (VCC = 4.75 V), or after a power-loss/power-up
sequence. All macrocells that are programmed as registers are set to a
logic low on power-up.
Design Security
EP220 and EP224 devices contain a programmable Security Bit that
controls access to the data programmed into the device. When this bit is
turned on, a proprietary design implemented in the device cannot be
copied or retrieved. This feature provides a high level of design security,
because programmed data within EPROM cells is invisible. The Security
Bit that controls this function, as well as all other program data, is reset
when a device is erased.
Turbo Bit
The -10A and -12 speed grades of the EP220 and EP224 devices contain a
programmable Turbo Bit to control the automatic power-down feature
that enables the low-standby-power mode (I CC). When the Turbo Bit is
turned on, the low-standby-power mode is disabled. All AC values are
tested with the Turbo Bit turned on. When the device is operating with the
Turbo Bit turned off (non-turbo mode), a non-turbo adder must be added
to the appropriate AC parameter to determine worst-case timing. The
non-turbo adder is specified in the “AC Operating Conditions” tables in
this data sheet.
Generic Testing
EP220 and EP224 devices are fully functionally tested and guaranteed.
Complete testing of each programmable EPROM configuration element
and all internal logic elements ensures 100% programming yield. Figure 3
shows AC test conditions.
8
Altera Corporation
EP220 & EP224 Classic EPLDs
Figure 3. EP220 & EP224 AC Test Circuits
Power-supply transients can affect AC
measurements. Simultaneous transitions of
multiple outputs should be avoided for
accurate measurement. Threshold tests
must not be performed under AC
conditions. Large-amplitude, fast groundcurrent transients normally occur as the
device outputs discharge the load
capacitances. When these transients flow
through the parasitic inductance between
the device ground pin and the test-system
ground, significant reductions in observable
noise immunity can result. Numbers in
parentheses are for the EP224 device.
VCC
165 Ω
(330 Ω)
Device
Output
120 Ω
(200 Ω)
to Test
System
C1 (includes
JIG capacitance)
Test programs are used and then erased during the early stages of the
device production flow. EPROM-based devices in one-timeprogrammable, windowless packages also contain on-board logic test
circuitry to allow verification of function and AC specifications during the
production flow.
Software &
Programming
Support
f
Altera Corporation
The EP220 is supported by the Altera MAX+PLUS II development
software, Altera programming hardware, and third-party hardware. Both
the EP220 and EP224 are supported by the Altera PLDshell Plus design
software, third-party logic compilers (e.g., ABEL, CUPL, PLDesigner,
LOG/IC, and iPLS II), and third-party programming hardware (e.g., Data
I/O).
For more information on software support with PLDshell Plus, go to the
PLDshell Plus/PLDasm User’s Guide (available from the Altera
Literature Department). For more information on MAX+PLUS II, go to
the MAX+PLUS II Programmable Logic Development System & Software Data
Sheet in the Altera 1995 Data Book , or refer to MAX+PLUS II Help. Go to
the Programming Hardware Data Sheet and the Programming Hardware
Manufacturers Data Sheet in the Altera 1995 Data Book for information on
Altera and third-party programming hardware support.
9
EP220 & EP224 Classic EPLDs
Figure 4 shows the typical supply current (ICC) versus frequency for
EP220 and EP224 devices.
Figure 4. EP220 & EP224 ICC vs. Frequency
ICC Active (mA) Typ.
100
-7A Speed
Grade
70
VCC = 5.0 V
TA = 25° C
Turbo
40
-10A and -12
Speed Grades
Non-Turbo
10
20
40
60
100
80
Frequency (MHz)
Figure 5 shows the output drive characteristics of EP220 and EP224 I/O
pins.
Figure 5. EP220 & EP224 Output Drive Characteristics
Output Current (mA)
80
IO
100
20
IOL
60
VCC = 5.0 V
TA = 25° C
40
IOH
1
2
3
4
5
VO Output Voltage (V)
10
Altera Corporation
EP220 & EP224 Classic EPLDs
Absolute Maximum Ratings
Symbol
Note (1)
Min
Max
VCC
Supply voltage
Parameter
Note (2)
Conditions
–2.0
7.0
Unit
V
VI
DC input voltage
Notes (2), (3)
–0.5
VCC + 0.5
V
TSTG
Storage temperature
–65
150
°C
TAMB
Ambient temperature
Note (4)
–10
85
°C
Min
Max
Unit
4.75
5.25
V
0
VCC
V
0
VCC
V
0
70
°C
Recommended Operating Conditions
Symbol
Parameter
Conditions
VCC
Supply voltage
VIN
Input voltage
VO
Output voltage
TA
Operating temperature
For commercial use
TA
Operating temperature
For industrial use
85
°C
tR
Input rise time
500
ns
tF
Input fall time
500
ns
Min
Max
Unit
DC Operating Conditions
Symbol
5.0-V operation
–40
Note (5)
Parameter
Conditions
VIH
High-level input voltage
Note (6)
2.0
VCC + 0.3
V
VIL
Low-level input voltage
Note (6)
–0.3
0.8
V
VOH
High-level TTL output voltage
IOH = –4.0 mA DC, VCC = Min.
2.4
VOL
Low-level output voltage
-7A, -7, -10: IOL = 24 mA DC, VCC = Min.
-10A, -12: IOL = 12 mA DC, VCC = Min.
0.45
V
µA
V
II
Input leakage current
VCC = Max., GND < VIN < VCC
–10
10
IOZ
Tri-state output leakage current
VCC = Max., GND < VOUT < VCC
–10
10
µA
ISC
Output short-circuit current
VCC = Max., VOUT = 0.5 V, Note (7)
–30
120
mA
Min
Max
Unit
Capacitance
Notes (5), (8)
Symbol
Parameter
Conditions
CIN
Input capacitance
VIN = 0 V, f = 1.0 MHz
6
pF
COUT
I/O capacitance
VOUT = 0 V, f = 1.0 MHz
8
pF
CCLK
Clock pin capacitance
VOUT = 0 V, f = 1.0 MHz
CVPP
VPP pin capacitance
VPP on pin 11 (EP220) and pin 13
(EP224), f = 1.0 MHz
Altera Corporation
8
pF
10
pF
11
EP220 & EP224 Classic EPLDs
ICC Supply Current: EP220-7A & EP224-7A
Symbol
ICC3
Parameter
VCC supply current
Note (5)
Max
Unit
fIN = 25 MHz, Note (9)
Conditions
90
mA
fIN = 100 MHz, Note (9)
115
mA
Max
Unit
ICC Supply Current: EP220-10A, EP224-10A, EP220-12 & EP224-12
Symbol
Parameter
Min
Note (5)
Conditions
Min
ICC1
VCC supply current (non-turbo)
Standby mode, Note (9)
500
µA
ICC2
VCC supply current (non-turbo)
VCC = Max., VIN = VCC or GND,
no load, fIN = 1 MHz, Notes (9), (10)
5
mA
ICC3
VCC supply current (turbo, active)
fIN = 15 MHz, Note (9)
50
mA
fIN = 80 MHz, Note (9)
60
mA
Max
Unit
ICC Supply Current: EP220-7, EP224-7, EP220-10 & EP224-10
Symbol
ICC1
ICC3
Parameter
VCC supply current (standby)
VCC supply current (active)
Note (5)
Conditions
Min
fIN = 25 MHz, Note (9)
90
µA
fIN = 74 MHz, Note (9)
105
mA
fIN = 25 MHz, Note (9)
115
mA
fIN = 74 MHz, Note (9)
135
mA
Notes to tables:
(1)
(2)
(3)
See Operating Requirements for Altera Devices in the Altera 1995 Data Book.
Voltage with respect to ground.
Minimum DC input is –0.5 V. During transitions, the inputs may undershoot to –2.0 V or overshoot to 7.0 V for
periods less than 20 ns under no-load conditions.
(4) Under bias. Extended temperature versions are also available.
(5) Operating conditions: TA = 0° C to 70° C, VCC = 5.0 V ± 5% for commercial use.
TA = –40° C to 85° C, VCC = 5.0 V ± 10% for industrial use.
(6) Absolute values with respect to device GND; all over- and undershoots due to system or tester noise are included.
(7) For -7A, -10A, -12 speed grades for EP220 and EP224 devices: maximum DC IOL (all 8 outputs) = 64 mA.
For -7, -10 speed grades for EP220 and EP224 devices: test 1 output at a time; test duration should not exceed 1 s.
(8) These values are measured during initial characterization. VCC = Max., VIN = VCC or GND.
(9) Measured with a device programmed as an 8-bit counter.
(10) When the Turbo Bit is not set (non-turbo mode), an EP220 or EP224 device enters standby mode if no logic
transitions occur for approximately 75 ns after the last transition.
12
Altera Corporation
EP220 & EP224 Classic EPLDs
AC Operating Conditions: -7A, -10A, & -12 Speed Grades
EP220-7A
EP224-7A
Combinatorial Mode
Symbol
Note (1)
Parameter
EP220-10A
EP224-10A
EP220-12
EP224-12
Min Max Min Max Min Max
Non-Turbo
Adder
Note (2) Units
tPD1
Input to non-registered output, Note (3)
7.5
10
12
20
tPD2
I/O to non-registered output, Note (3)
7.5
10
12
20
ns
tPZX
Input or I/O to output enable, Note (4)
9
12
12
20
ns
tPXZ
Input or I/O to output disable, Note (4)
9
10
12
20
ns
tOSR
Register-mode output to output skew
300
-
-
-
ps
tOSC
Combinatorial-mode output to output skew
400
-
-
-
ps
EP220-7A
EP224-7A
Synchronous Clock Mode
Symbol
Parameter
EP220-10A
EP224-10A
EP220-12
EP224-12
ns
Non-Turbo
Adder
Min Max Min Max Min Max Note (2)
Units
fMAX
Maximum frequency (pipelined), no feedback,
Note (3)
115
111
90.9
-
MHz
fCNT1
Maximum counter frequency, external feedback,
Note (3)
100
80
66
-
MHz
fCNT2
Maximum counter frequency, internal feedback,
Note (3)
115
100
83.3
-
MHz
4.5
7
9
20
ns
0
0
0
0
ns
tSU1
Input or I/O setup time to global clock
tH
Input or I/O hold time from global clock
tCO1
Global clock to output delay, Note (3)
5.5
5.5
6
0
ns
tCO2
Global clock to output delay through combinatorial
macrocell
10
13
15
20
ns
12
tCNT
Minimum global clock period, Note (3)
20
ns
tCL
Clock low time
4
4
5
0
ns
tCH
Clock high time
4
4
5
0
ns
tCP
Clock period
10
9
11
0
ns
10
10
Notes to tables:
(1)
(2)
(3)
(4)
Operating conditions: V CC = 5 V ± 5%, T A = 0° C to 70° C for commercial use.
V CC = 5 V ± 5%, T A = –40° C to 85° C for industrial use.
If the device enters standby mode and remains inactive for approximately 75 ns, increase the time by the amount
shown. For EP220-10A, EP220-12, and EP224-10A, EP224-12 devices only.
Measured with all outputs switching.
The tPZX and tPXZ parameters are measured at ± 0.5 V from steady-state voltage that is driven by the specified
output load. The tPXZ parameter is measured with CL = 5 pF and with all eight outputs switching.
Altera Corporation
13
EP220 & EP224 Classic EPLDs
AC Operating Conditions: -7 & -10 Speed Grades
Note (1)
EP220-7
EP224-7
Combinatorial Mode
Symbol
Parameter
Max
Units
tPD1
Input or I/O to non-registered output, inversion on, Note (2)
7.5
10
ns
tPD2
Input or I/O to non-registered output, inversion off, Note (2)
8.5
10
ns
tPZX
Input or I/O to output enable, Note (3)
9
10
ns
tPXZ
Input or I/O to output disable, Note (3)
9
10
ns
tOSR
Register mode output-to-output skew
300
300
ps
tOSC
Combinatorial mode output-to-output skew
400
400
ps
Max
EP220-7
EP224-7
Synchronous Clock Mode
Symbol
Min
EP220-10
EP224-10
Parameter
Min
Max
Min
EP220-10
EP224-10
Min
Max
Units
fMAX
Maximum frequency (pipelined), no feedback, Note (2)
100
62.5
MHz
fCNT1
Maximum counter frequency, external feedback, Note (2)
74
58.8
MHz
fCNT2
Maximum counter frequency, internal feedback, Note (2)
100
60.6
MHz
tSU1
Input or I/O setup time to global clock
7
10
ns
tH
Input or I/O hold time from global clock
0
0
tCO1
Global clock to output delay, Note (2)
ns
6.5
7
ns
tCO2
Global clock to output delay through combinatorial macrocell
11
13
ns
tCNT
Minimum global clock period, Note (2)
10
16.5
ns
tCL
Clock low time
4
7
tCH
Clock high time
4
7
ns
ns
tCP
Clock period
10
16
ns
Notes to tables:
(1)
(2)
(3)
14
Operating conditions: V CC = 5 V ± 5%, T A = 0° C to 70° C for commercial use.
Measured with three I/O outputs switching.
The tPZX and tPXZ parameters are measured at ± 0.5 V from steady-state voltage that is driven by the specified
output load. The tPXZ parameter is measured with CL = 5 pF and with all eight outputs switching.
Altera Corporation
EP220 & EP224 Classic EPLDs
Figure 6 shows the package pin-outs for EP220 and EP224 devices.
Figure 6. EP220 & EP224 Package Pin-Outs
I/O
6
16
I/O
15
I/O
14
I/O
I/O
16
I/O
INPUT
7
INPUT
6
15
I/O
INPUT
8
INPUT
7
14
I/O
INPUT
8
13
I/O
INPUT
9
12
I/O
11
INPUT
11
12
13
VCC
23
INPUT
I/O
3
2
1
28
27
I/O
4
INPUT
24
2
VCC
1
INPUT
INPUT
5
26
25
I/O
INPUT
6
24
I/O
7
23
I/O
INPUT
4
21
I/O
INPUT
INPUT
5
20
I/O
NC
8
22
NC
INPUT
6
19
I/O
INPUT
9
21
I/O
INPUT
7
18
I/O
INPUT
10
20
I/O
INPUT
8
17
I/O
INPUT
11
19
I/O
INPUT
16
17
18
I/O
INPUT
13
15
INPUT
I/O
14
14
INPUT
12
15
13
NC
GND
12
GND
11
I/O
INPUT
10
INPUT
16
EP224
INPUT
INPUT
EP224
9
24-Pin DIP
Altera Corporation
10
20-Pin J-Lead
INPUT/CLK
INPUT
Package
Outlines
9
VCC/NC
20-Pin DIP
22
EP220
INPUT
17
5
EP220
4
3
I/O
I/O
17
INPUT
INPUT
VCC
18
5
INPUT
10
19
INPUT
INPUT
GND
20
I/O
I/O
1
INPUT/CLK
18
2
4
INPUT
3
3
INPUT
INPUT
INPUT
INPUT/CLK
I/O
I/O
VCC
19
INPUT
20
2
INPUT
1
INPUT
GND
INPUT/CLK
INPUT
Package outlines not drawn to scale. Windows in ceramic packages only.
28-Pin J-Lead
Refer to “Altera Device Package Outlines” in the Altera 1995 Data Book
for detailed information on package outlines.
15
EP220 & EP224 Classic EPLDs
Product
Availability
Table 2 summarizes the availability of EP220 and EP224 devices. Altera
will accept Intel ordering codes for Intel devices until June 30, 1995. After
that date, only Altera ordering codes will be accepted.
Table 2. EP220 & EP224 Availability
Device
EP220
EP224
Temperature Grade
Speed
Grade
Package
Altera Ordering
Code
Intel Ordering
Code
Commercial
temperature
(0° C to 70° C)
-10A
-7
-10
-10A
-12
-7A
-10A
-12
-7
-10
20-pin CerDIP
20-pin PDIP
20-pin PDIP
20-pin PDIP
20-pin PDIP
20-pin PLCC
20-pin PLCC
20-pin PLCC
20-pin PLCC
20-pin PLCC
EP220DC-10A
EP220PC-7
EP220PC-10
EP220PC-10A
EP220PC-12
EP220LC-7A
EP220LC-10A
EP220LC-12
EP220LC-7
EP220LC-10
D85C220-80
P85C220-7
P85C220-10
P85C220-80
P85C220-66
N85C220-100
N85C220-80
N85C220-66
N85C220-7
N85C220-10
Industrial temperature
(–40° C to 85° C)
-12
20-pin PLCC
EP220LI-12
TN85C220-66
Commercial
temperature
(0° Cto 70° C)
-7
-10
-10A
-12
-7A
-10A
-12
-7
-10
24-pin PDIP
24-pin PDIP
24-pin PDIP
24-pin PDIP
28-pin PLCC
28-pin PLCC
28-pin PLCC
28-pin PLCC
28-pin PLCC
EP224PC-7
EP224PC-10
EP224PC-10A
EP224PC-12
EP224LC-7A
EP224LC-10A
EP224LC-12
EP224LC-7
EP224LC-10
P85C224-7
P85C224-10
P85C224-80
P85C224-66
N85C224-100
N85C224-80
N85C224-66
N85C224-7
N85C224-10
®
2610 Orchard Parkway
San Jose, CA 95134-2020
(408) 894-7000
Applications Hotline:
(800) 800-EPLD
Customer Marketing:
(408) 894-7104
Literature Services:
(408) 894-7144
16
Altera, MAX, MAX+PLUS, and FLEX are registered trademarks of Altera Corporation. The following are
trademarks of Altera Corporation: MAX+PLUS II, AHDL, and FLEX 10K. Altera acknowledges the
trademarks of other organizations for their respective products or services mentioned in this document,
specifically: Verilog and Verilog-XL are registered trademarks of Cadence Design Systems, Inc. Mentor
Graphics is a registered trademark of Mentor Graphics Corporation. Synopsys is a registered trademark of
Synopsys, Inc. Viewlogic is a registered trademark of Viewlogic Systems, Inc. Altera products are protected
under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera
warrants performance of its semiconductor products to current specifications in accordance with Altera’s
standard warranty, but reserves the right to make changes to any products and services at any time without
notice. Altera assumes no responsibility or liability arising out of the application or use of
any information, product, or service described herein except as expressly agreed to in
writing by Altera Corporation. Altera customers are advised to obtain the latest version of
device specifications before relying on any published information and before placing
orders for products or services.
Copyright  1996 Altera Corporation. All rights reserved.
Altera Corporation
Printed on Recycled Paper.