ALSC ASM5P2304AF-2-08-SR 3.3 v zero delay buffer Datasheet

ASM5P2304A
September 2005
rev 1.4
3.3V Zero Delay Buffer
Features
the REF pin. The PLL feedback is required to be driven to
Zero input - output propagation delay, adjustable
by capacitive load on FBK input.
FBK pin, and can be obtained from one of the outputs. The
input-to-output propagation delay is guaranteed to be less
than 250pS, and the output-to-output skew is guaranteed to
Multiple configurations - Refer “ASM5P2304A
be less than 200pS.
Configurations Table”.
Input frequency range: 15MHz to 133MHz
The ASM5P2304A has two banks of two outputs each.
Multiple low-skew outputs.
Multiple ASM5P2304A devices can accept the same input
Output-output skew less than 200pS.
clock and distribute it. In this case the skew between the
Device-device skew less than 500pS.
outputs of the two devices is guaranteed to be less than
Two banks of four outputs.
500pS.
Less than 200pS Cycle-to-Cycle jitter
(-1, -1H, -2, -2H).
The
Available in space saving, 8 pin 150-mil SOIC
ASM5P2304A
is
available
in
two
different
configurations (Refer “ASM5P2304A Configurations Table).
packages.
The ASM5P2304A-1 is the base part, where the output
3.3V operation.
frequencies equal the reference if there is no counter in the
Advanced 0.35< CMOS technology.
feedback path. The ASM5P2304A-1H is the high-drive
Industrial temperature available.
version of the -1 and the rise and fall times on this device
Functional Description
are much faster.
ASM5P2304A is a versatile, 3.3V zero-delay buffer
The ASM5P2304A-2 allows the user to obtain REF and
designed
PC,
1/2X or 2X frequencies on each output bank. The exact
workstation, datacom, telecom and other high-performance
configuration and output frequencies depend on which
applications. It is available in 8 pin package. The part has
output drives the feedback pin.
to
distribute
high-speed
clocks
in
an on-chip PLL which locks to an input clock presented on
Block Diagram
FBK
CLKA1
REF
PLL
CLKA2
/2
Extra Divider (-2)
CLKB1
CLKB2
Alliance Semiconductor
2575 Augustine Drive • Santa Clara, CA • Tel: 408.855.4900 • Fax: 408.855.4999 • www.alsc.com
Notice: The information in this document is subject to change without notice.
ASM5P2304A
September 2005
rev 1.4
ASM5P2304A Configurations
Device
Feedback From
Bank A Frequency
Bank B Frequency
ASM5P2304A-1
Bank A or Bank B
Reference
Reference
ASM5P2304A-1H
Bank A or Bank B
Reference
Reference
ASM5P2304A-2
Bank A
Reference
Reference /2
ASM5P2304A-2
Bank B
2 X Reference
Reference
ASM5P2304A-2H
Bank A
Reference
Reference/2
ASM5P2304A-2H
Bank B
2 X Reference
Reference
Zero Delay and Skew Control
For applications requiring zero input-output delay, all outputs must be equally loaded.
1500
REF-Input to CLKA / CLKB Delay (pS)
1000
500
0
-30
-25
-20
-15
-10
-5
0
5
10
15
20
25
30
-500
-1000
-1500
Output Load Difference: FBK Load - CLKA/CLKB Load (pF)
REF Input to CLKA/CLKB Delay Vs Difference in Loading between FBK pin and CLKA/CLKB pins
To close the feedback loop of the ASM5P2304A, the FBK
For applications requiring zero input-output delay, all
pin can be driven from any of the four available output pins.
outputs including the one providing feedback should be
The output driving the FBK pin will be driving a total load of
equally loaded. If input-output delay adjustments are
7pF plus any additional load that it drives. The relative
required, use the above graph to calculate loading
loading of this output (with respect to the remaining
differences between the feedback output and remaining
outputs) can adjust the input output delay. This is shown in
outputs. For zero output-output skew, be sure to load
the above graph.
outputs equally.
3.3V Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
2 of 15
ASM5P2304A
September 2005
rev 1.4
Pin Configuration
8 FBK
REF 1
CLKA1 2
ASM5P2304A
7 VDD
CLKA2 3
6 CLKB2
GND 4
5 CLKB1
Pin Description for ASM5P2304A
Pin #
Pin Name
1
REF
2
CLKA1
3
CLKA2
4
GND
5
CLKB1
6
CLKB2
1
Description
Input reference frequency, 5V tolerant input
2
Buffered clock output, bank A
2
Buffered clock output, bank A
Ground
2
Buffered clock output, bank B
2
Buffered clock output, bank B
7
VDD
3.3V supply
8
FBK
PLL feedback input
Notes:
1. Weak pull-down.
2. Weak pull-down on all outputs.
3.3V Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
3 of 15
ASM5P2304A
September 2005
rev 1.4
Absolute Maximum Ratings
Parameter
Min
Max
Unit
Supply Voltage to Ground Potential
-0.5
+7.0
V
DC Input Voltage (Except REF)
-0.5
VDD + 0.5
V
DC Input Voltage (REF)
-0.5
7
V
Storage Temperature
-65
+150
°C
Max. Soldering Temperature (10 sec)
260
°C
Junction Temperature
150
°C
2000
V
Static Discharge Voltage
(As per JEDEC STD22- A114-B)
Note: These are stress ratings only and functional usage is not implied. Exposure to absolute maximum ratings for prolonged periods can affect device
reliability.
Operating Conditions for ASM5P2304A Commercial Temperature Devices
Parameter
Description
Min
Max
Unit
3.0
3.6
V
0
70
°C
VDD
Supply Voltage
TA
Operating Temperature (Ambient Temperature)
CL
Load Capacitance, from 15MHz to 100MHz
30
pF
CL
Load Capacitance, from 100MHz to 133MHz
15
pF
CIN
Input Capacitance
7
pF
3
Note:
3. Applies to both Ref Clock and FBK.
3.3V Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
4 of 15
ASM5P2304A
September 2005
rev 1.4
Electrical Characteristics for ASM5P2304A Commercial Temperature Devices
Parameter
Description
Test Conditions
Min
Max
Unit
0.8
V
VIL
Input LOW Voltage
VIH
Input HIGH Voltage
IIL
Input LOW Current
VIN = 0V
50.0
<A
IIH
Input HIGH Current
VIN = VDD
100.0
<A
0.4
V
VOL
Output LOW Voltage
VOH
Output HIGH Voltage
2.0
4
IOL = 8mA (-1, -2)
IOH = 12mA (-1H, -2H)
4
IOL = -8mA (-1, -2)
IOH = -12mA (-1H, -2H)
2.4
Unloaded outputs 100MHz REF,
Select inputs at VDD or GND
IDD
Supply Current
V
Unloaded outputs, 66MHz REF
(-1, -1H, -2, -2H)
Unloaded outputs, 33MHz REF
(-1, -1H, -2, -2H)
V
45.0
32.0
mA
18.0
Note:
4. Parameter is guaranteed by design and characterization. Not 100% tested in production.
3.3V Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
5 of 15
ASM5P2304A
September 2005
rev 1.4
Switching Characteristics for ASM5P2304A Commercial Temperature Devices
Parameter
Description
Test Conditions
Min
Typ
Max
Unit
1/t1
Output Frequency
30pF load, -1H, -2H devices
15
133
MHz
1/t1
Output Frequency
15pF load, -1, -2 devices
15
133
MHz
Duty Cycle5= (t2 / t1) * 100
(-1, -2, -1H, -2H)
Measured at 1.4V, FOUT = 66.66MHz
30pF load
40.0
50.0
60.0
%
Duty Cycle5 = (t2 / t1) * 100
(-1, -2,-1H, -2H)
Measured at 1.4V, FOUT = <50MHz
15 pF load
45.0
50.0
55.0
%
t3
Output Rise Time5
(-1, -2)
Measured between 0.8V and 2.0V
30pF load
2.20
nS
5
t3
Output Rise Time
(-1, -2)
Measured between 0.8V and 2.0V
15pF load
1.50
nS
t3
Output Rise Time5
(-1H, -2H)
Measured between 0.8V and 2.0V
30pF load
1.50
nS
t4
Output Fall Time 5
(-1, -2)
Measured between 2.0V and 0.8V
30pF load
2.20
nS
t4
Output Fall Time 5
(-1, -2)
Measured between 2.0V and 0.8V
15pF load
1.50
nS
t4
Output Fall Time
(-1H, -2H)
Measured between 2.0V and 0.8V
30pF load
1.25
nS
All outputs equally loaded
200
Output-to-output skew (-1H, -2H)
All outputs equally loaded
200
Output bank A -to- output bank B skew
(-1, -2H)
All outputs equally loaded
200
Output bank A to output Bank B skew (-2)
All outputs equally loaded
400
Delay, REF Rising Edge to FBK Rising Edge5
Measured at VDD /2
0
±250
pS
0
500
pS
5
Output-to-output skew on same bank (-1, -2)
t5
t6
5
pS
5
t7
Device-to-Device Skew
Measured at VDD/2 on the FBK pins of the device
t8
Output Slew Rate5
Measured between 0.8V and 2.0V using
Test Circuit #2
Measured at 66.67MHz, loaded outputs,
15pF load
tJ
tJ
tLOCK
Cycle-to-cycle jitter 5
(-1, -1H, -2H)
Cycle-to-cycle jitter 5
(-2)
PLL Lock Time 5
1
V/nS
175
Measured at 66.67MHz, loaded outputs,
30pF load
200
Measured at 25MHz, loaded outputs,
15pF load
100
Measured at 66.67MHz, loaded outputs, 30pF load
400
Measured at 66.67MHz, loaded outputs,
15pF load
375
Stable power supply, valid clock presented on REF
and FBK pins
1.0
pS
pS
mS
Note:
5. Parameter is guaranteed by design and characterization. Not 100% tested in production.
3.3V Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
6 of 15
ASM5P2304A
September 2005
rev 1.4
Operating Conditions for ASM5I2304A Industrial Temperature Devices
Parameter
Description
Min
Max
Unit
VDD
Supply Voltage
3.0
3.6
V
TA
Operating Temperature (Ambient Temperature)
-40
85
°C
CL
Load Capacitance, from 15MHz to 100MHz
30
pF
CL
Load Capacitance, from 100MHz to 133MHz
15
pF
CIN
Input Capacitance
7
pF
Max
Unit
0.8
V
6
Note:
6. Applies to both Ref Clock and FBK.
Electrical Characteristics for ASM5I2304A Industrial Temperature Devices
Parameter
Description
Test Conditions
Min
VIL
Input LOW Voltage
VIH
Input HIGH Voltage
IIL
Input LOW Current
VIN = 0V
50.0
<A
IIH
Input HIGH Current
VIN = VDD
100.0
<A
0.4
V
VOL
Output LOW Voltage
VOH
Output HIGH Voltage
2.0
7
IOL = 8mA (-1, -2)
IOH = 12mA (-1H, -2H)
7
IOL = -8mA (-1, -2)
IOH = -12mA (-1H, -2H)
Unloaded outputs 100MHz REF,
Select inputs at VDD or GND
IDD
Supply Current
Unloaded outputs, 66MHz REF
(-1, -2)
Unloaded outputs, 33MHz REF
(-1, -2)
V
2.4
V
45.0
35.0
mA
20.0
Note:
7. Parameter is guaranteed by design and characterization. Not 100% tested in production.
3.3V Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
7 of 15
ASM5P2304A
September 2005
rev 1.4
Switching Characteristics for ASM5I2304A Industrial Temperature Devices
All parameters are specified with loaded outputs
Parameter
Description
Test Conditions
Min
Typ
Max
Unit
1/t1
Output Frequency
30pF load, -1H, -2H devices
15
133
MHz
1/t1
Output Frequency
15pF load, -1 and -2 devices
15
133
MHz
Duty Cycle8 = (t2 / t1) * 100
(-1, -2, -1H, -2H)
Measured at 1.4V, FOUT = <66.66MHz
30pF load
40.0
50.0
60.0
%
Duty Cycle8= (t2 / t1) * 100
(-1, -2, -1H, -2H)
Measured at 1.4V, FOUT = <50 MHz
15pF load
45.0
50.0
55.0
%
t3
Output Rise Time8
(-1, -2)
Measured between 0.8V and 2.0V
30pF load
2.50
nS
t3
Output Rise Time8
(-1, -2)
Measured between 0.8V and 2.0V
15pF load
1.50
nS
8
t3
Output Rise Time
(-1H, -2H)
Measured between 0.8V and 2.0V
30pF load
1.50
nS
t4
Output Fall Time8
(-1, -2)
Measured between 2.0V and 0.8V
30pF load
2.50
nS
t4
Output Fall Time8
(-1, -2)
Measured between 2.0V and 0.8V
15pF load
1.50
nS
t4
Output Fall Time8
(-1H, -2H)
Measured between 2.0V and 0.8V
30pF load
1.25
nS
Output-to-output skew on same bank (-1, -2)8
All outputs equally loaded
200
Output-to-output skew
(-1H, -2H)
All outputs equally loaded
200
Output bank A -to- output bank B skew (-1, -2H)
All outputs equally loaded
200
Output bank A -to- output bank B skew (-2)
All outputs equally loaded
400
t5
8
pS
t6
Delay, REF Rising Edge to FBK Rising Edge
Measured at VDD /2
0
±250
pS
t7
Device-to-Device Skew8
Measured at VDD/2 on the FBK pins of the
device
0
500
pS
t8
Output Slew Rate8
Measured between 0.8V and 2.0V using
Test Circuit #2
tJ
tJ
tLOCK
Cycle-to-cycle jitter 8
(-1, -1H, -2H)
Cycle-to-cycle jitter8
(-2)
PLL Lock Time8
1
V/nS
Measured at 66.67MHz, loaded outputs,
15pF load
180
Measured at 66.67MHz, loaded outputs,
30pF load
200
Measured at 25MHz, loaded outputs,
15pF load
100
Measured at 66.67MHz, loaded outputs,
30pF load
400
Measured at 66.67MHz, loaded outputs,
15pF load
380
Stable power supply, valid clock presented
on REF and FBK pins
1.0
pS
pS
mS
Note:
8. Parameter is guaranteed by design and characterization. Not 100% tested in production.
3.3V Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
8 of 15
ASM5P2304A
September 2005
rev 1.4
Switching Waveforms
Duty Cycle Timing
t1
t2
1.4 V
1.4 V
1.4 V
All Outputs Rise/Fall Time
OUTPUT
2.0 V
0.8 V
2.0 V
0.8 V
3.3 V
0V
t4
t3
Output - Output Skew
1.4 V
OUTPUT1
1.4 V
OUTPUT2
t
5
Input - Output Propagation Delay
VDD /2
INPUT
VDD /2
OUTPUT
t6
Device - Device Skew
VDD /2
CLKOUT, Device 1
CLKOUT, Device 2
VDD /2
t7
3.3V Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
9 of 15
ASM5P2304A
September 2005
rev 1.4
Test Circuits
TEST CIRCUIT # 2
TEST CIRCUIT # 1
VDD
VDD
CLKOUT
0.1uF
CLOAD
VDD
0.1uF
0.1uF
OUTPUT
GND
GND
1KO
OUTPUT
1KO
VDD
0.1uF
GND
GND
For parameter t8 (output skew rate) on -1H devices
3.3V Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
10 of 15
10pF
ASM5P2304A
September 2005
rev 1.4
Package Information
8-lead (150-mil) SOIC Package
H
E
D
A2
A
A1
D
C
e
L
B
Dimensions
Symbol
Inches
Min
Max
Millimeters
Min
Max
A1
0.004
0.010
0.10
0.25
A
0.053
0.069
1.35
1.75
A2
0.049
0.059
1.25
1.50
B
0.012
0.020
0.31
0.51
C
0.007
0.010
0.18
0.25
D
0.193 BSC
4.90 BSC
E
0.154 BSC
3.91 BSC
e
0.050 BSC
1.27 BSC
H
0.236 BSC
6.00 BSC
L
0.016
0.050
0.41
1.27
Q
0°
8°
0°
8°
3.3V Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
11 of 15
ASM5P2304A
September 2005
rev 1.4
Ordering Codes
Ordering Code
Marking
Package Type
Operating Range
ASM5P2304A-1-08-SR
5P2304A-1
8-pin 150-mil SOIC-TAPE & REEL
Commercial
ASM5P2304A-1-08-ST
5P2304A-1
8-pin 150-mil SOIC-TUBE
Commercial
ASM5I2304A-1-08-SR
5I2304A-1
8-pin 150-mil SOIC-TAPE & REEL
Industrial
ASM5I2304A-1-08-ST
5I2304A-1
8-pin 150-mil SOIC-TUBE
Industrial
ASM5P2304A-1H-08-SR
5P2304A-1H
8-pin 150-mil SOIC-TAPE & REEL
Commercial
ASM5P2304A-1H-08-ST
5P2304A-1H
8-pin 150-mil SOIC-TUBE
Commercial
ASM5I2304A-1H-08-SR
5I2304A-1H
8-pin 150-mil SOIC-TAPE & REEL
Industrial
ASM5I2304A-1H-08-ST
5I2304A-1H
8-pin 150-mil SOIC-TUBE
Industrial
ASM5P2304A-2-08-SR
5P2304A-2
8-pin 150-mil SOIC-TAPE & REEL
Commercial
ASM5P2304A-2-08-ST
5P2304A-2
8-pin 150-mil SOIC-TUBE
Commercial
ASM5I2304A-2-08-SR
5I2304A-2
8-pin 150-mil SOIC-TAPE & REEL
Industrial
ASM5I2304A-2-08-ST
5I2304A-2
8-pin 150-mil SOIC-TUBE
Industrial
ASM5P2304A-2H-08-SR
5P2304A-2H
8-pin 150-mil SOIC-TAPE & REEL
Commercial
ASM5P2304A-2H-08-ST
5P2304A-2H
8-pin 150-mil SOIC-TUBE
Commercial
ASM5I2304A-2H-08-SR
5I2304A-2H
8-pin 150-mil SOIC-TAPE & REEL
Industrial
ASM5I2304A-2H-08-ST
5I2304A-2H
8-pin 150-mil SOIC-TUBE
Industrial
ASM5P2304AF-1-08-SR
5P2304AF-1
8-pin 150-mil SOIC-TAPE & REEL, Pb free
Commercial
ASM5P2304AF-1-08-ST
5P2304AF-1
8-pin 150-mil SOIC-TUBE, Pb free
Commercial
ASM5I2304AF-1-08-SR
5I2304AF-1
8-pin 150-mil SOIC-TAPE & REEL, Pb free
Industrial
ASM5I2304AF-1-08-ST
5I2304AF-1
8-pin 150-mil SOIC-TUBE, Pb free
Industrial
3.3V Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
12 of 15
ASM5P2304A
September 2005
rev 1.4
Ordering Codes (Contd…)
Ordering Code
Marking
Package Type
Operating Range
ASM5P2304AF-1H-08-SR
5P2304AF-1H
8-pin 150-mil SOIC-TAPE & REEL, Pb free
Commercial
ASM5P2304AF-1H-08-ST
5P2304AF-1H
8-pin 150-mil SOIC-TUBE, Pb free
Commercial
ASM5I2304AF-1H-08-SR
5I2304AF-1H
8-pin 150-mil SOIC-TAPE & REEL, Pb free
Industrial
ASM5I2304AF-1H-08-ST
5I2304AF-1H
8-pin 150-mil SOIC-TUBE, Pb free
Industrial
ASM5P2304AF-2-08-SR
5P2304AF-2
8-pin 150-mil SOIC-TAPE & REEL, Pb free
Commercial
ASM5P2304AF-2-08-ST
5P2304AF-2
8-pin 150-mil SOIC-TUBE, Pb free, Pb free
Commercial
ASM5I2304AF-2-08-SR
5I2304AF-2
8-pin 150-mil SOIC-TAPE & REEL, Pb free
Industrial
ASM5I2304AF-2-08-ST
5I2304AF-2
8-pin 150-mil SOIC-TUBE, Pb free
Industrial
ASM5P2304AF-2H-08-SR
5P2304AF-2H
8-pin 150-mil SOIC-TAPE & REEL, Pb free
Commercial
ASM5P2304AF-2H-08-ST
5P2304AF-2H
8-pin 150-mil SOIC-TUBE, Pb free
Commercial
ASM5I2304AF-2H-08-SR
5I2304AF-2H
8-pin 150-mil SOIC-TAPE & REEL, Pb free
Industrial
ASM5I2304AF-2H-08-ST
5I2304AF-2H
8-pin 150-mil SOIC-TUBE, Pb free
Industrial
ASM5P2304AG-1-08-SR
5P2304AG-1
8-pin 150-mil SOIC-TAPE & REEL, Green
Commercial
ASM5P2304AG-1-08-ST
5P2304AG-1
8-pin 150-mil SOIC-TUBE, Green
Commercial
ASM5I2304AG-1-08-SR
5I2304AG-1
8-pin 150-mil SOIC-TAPE & REEL, Green
Industrial
ASM5I2304AG-1-08-ST
5I2304AG-1
8-pin 150-mil SOIC-TUBE, Green
Industrial
ASM5P2304AG-1H-08-SR
5P2304AG-1H
8-pin 150-mil SOIC-TAPE & REEL, Green
Commercial
ASM5P2304AG-1H-08-ST
5P2304AG-1H
8-pin 150-mil SOIC-TUBE, Green
Commercial
ASM5I2304AG-1H-08-SR
5I2304AG-1H
8-pin 150-mil SOIC-TAPE & REEL, Green
Industrial
ASM5I2304AG-1H-08-ST
5I2304AG-1H
8-pin 150-mil SOIC-TUBE, Green
Industrial
ASM5P2304AG-2-08-SR
5P2304AG-2
8-pin 150-mil SOIC-TAPE & REEL, Green
Commercial
3.3V Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
13 of 15
ASM5P2304A
September 2005
rev 1.4
Ordering Codes (Contd…)
Ordering Code
Marking
Package Type
Operating Range
ASM5P2304AG-2-08-ST
5P2304AG-2
8-pin 150-mil SOIC-TUBE, Green
Commercial
ASM5I2304AG-2-08-SR
5I2304AG-2
8-pin 150-mil SOIC-TAPE & REEL, Green
Industrial
ASM5I2304AG-2-08-ST
5I2304AG-2
8-pin 150-mil SOIC-TUBE, Green
Industrial
ASM5P2304AG-2H-08-SR
5P2304AG-2H
8-pin 150-mil SOIC-TAPE & REEL, Green
Commercial
ASM5P2304AG-2H-08-ST
5P2304AG-2H
8-pin 150-mil SOIC-TUBE, Green
Commercial
ASM5I2304AG-2H-08-SR
5I2304AG-2H
8-pin 150-mil SOIC-TAPE & REEL, Green
Industrial
ASM5I2304AG-2H-08-ST
5I2304AG-2H
8-pin 150-mil SOIC-TUBE, Green
Industrial
Device Ordering Information
A S M 5 P 2 3 0 4 A F - 0 8 - S R
R = Tape & reel, T = Tube or Tray
O = SOT
S = SOIC
T = TSSOP
A = SSOP
V = TVSOP
B = BGA
Q = QFN
U = MSOP
E = TQFP
L = LQFP
U = MSOP
P = PDIP
D = QSOP
X = SC-70
DEVICE PIN COUNT
F = LEAD FREE AND RoHS COMPLIANT PART
G = GREEN PACKAGE
PART NUMBER
X= Automotive
I= Industrial
P or n/c = Commercial
(-40C to +125C) (-40C to +85C)
(0C to +70C)
1=
2=
3=
4=
5=
Reserved
Non PLL based
EMI Reduction
DDR support products
STD Zero Delay Buffer
6=
7=
8=
9=
0=
Power Management
Power Management
Power Management
Hi Performance
Reserved
ALLIANCE SEMICONDUCTOR MIXED SIGNAL PRODUCT
Licensed under US patent #5,488,627, #6,646,463 and #5,631,920.
3.3V Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
14 of 15
ASM5P2304A
September 2005
rev 1.4
Copyright © Alliance Semiconductor
All Rights Reserved
Part Number: ASM5P2304A
Document Version: 1.4
Alliance Semiconductor Corporation
2575 Augustine Drive,
Santa Clara, CA 95054
Tel# 408-855-4900
Fax: 408-855-4999
www.alsc.com
Note: This product utilizes US Patent # 6,646,463 Impedance Emulator Patent issued to Alliance Semiconductor, dated 11-11-2003
© Copyright 2003 Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are
trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their
respective companies. Alliance reserves the right to make changes to this document and its products at any time without
notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein
represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this
data at any time, without notice. If the product described herein is under development, significant changes to these
specifications are possible. The information in this product data sheet is intended to be general descriptive information for
potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or
customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product
described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products
including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual
property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance).
All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of
products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any
other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical
components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant
injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer
assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.
3.3V Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
15 of 15
Similar pages