Holtek HT82K75R I/o type 8-bit otp mcu Datasheet

HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
I/O Type 8-Bit OTP MCU
Features
· Operating voltage:
· Up to 40 bidirectional I/O lines with pull-high options
fSYS= 6MHz: 1.8V~3.3V
· All I/O pins have falling and rising edge wake-up
· Internal 6MHz RC oscillator for fSYS
function
· Power down and wake-up functions to reduce
· Single 16-bit internal timer with overflow interrupt
power consumption
and timer input
· Two bit to define microcontroller system clock
· SPI interface shared with I/O lines
(fSYS/1, fSYS/2, fSYS/4)
· Low voltage reset function (LVR) for DC_DC output
· All instructions executed in one or two machine
controlled by configuration option
cycles
· Built-in DC/DC to provide stable 2.8V, 3.0V, 3.3V
· Table read instructions
with error ±5% selected by configuration options
· 63 powerful instructions
· Low voltage detector (LVD) with levels
1.8V/2.0V/2.2V/2.5V/2.8V ±5% for battery input
(BAT_IN) selected by application program
· 6-level subroutine nesting
· Bit manipulation instruction
· Wide range of available package types
· Program Memory: 4K´15
· Optional Peripheral -- EEPROM Memory with
· Data Memory: 128´8~160´8
128´8 capacity
· Watchdog Timer function
General Description
The device is an 8-bit high performance, RISC architecture microcontroller devices specifically designed for
multiple I/O, mouse/keyboard appliances and SPI control product applications. The advantages of low power
consumption, I/O flexibility, Timer functions, Watchdog
Rev. 1.10
timer, Power Down, wake-up functions together with the
optional peripherals such as EEPROM Memory and RF
transceiver provide the devices with versatility for industrial control, consumer products, subsystem controllers,
RF module control, etc.
1
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
Selection Table
Part No.
HT82M75R
HT82K75R
HT82M75RE
HT82K75RE
Note:
(1)
(1)
Program
Memory
Data
Memory
Data
EEPROM
I/O
Timer
DC/DC
Converter
SPI
Interface
RF
Transceiver
Built-in
OSC
Stack
Package
4K´15
128´8
¾
24
16-bit´1
Ö
Ö
¾
Ö
6
20/28SSOP
32QFN
4K´15
160´8
¾
40
16-bit´1
Ö
Ö
¾
Ö
6
48SSOP
4K´15
128´8
128´8
22
16-bit´1
Ö
Ö
¾
Ö
6
32QFN
4K´15
160´8
128´8
38
16-bit´1
Ö
Ö
¾
Ö
6
48SSOP
(1) There is an additional peripheral known as the Data EEPROM with capacity of 128 bytes in HT82M75RE
and HT82K75RE devices. All information related to the Data EEPROM will be described in the following
EEPROM Data Memory section.
(2) As devices exist in more than one package format, the table reflects the situation for the package with the
most pins.
Block Diagram
S ta c k
O T P
P ro g ra m M e m o ry
R A M
D a ta M e m o ry
R e s e t
C ir c u it
8 - b it
R IS C C o re
E E P R O M
D a ta M e m o ry
Rev. 1.10
I/O
P o rts
1 6 - b it
T im e r
S P I
In te rfa c e
2
In te rn a l
R C O s c illa to r
In te rru p t
C o n tr o lle r
W a tc h d o g T im e r
O s c illa to r
W a tc h d o g
T im e r
V o lta g e
D e te c to r
D C /D C
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
Pin Assignment
P B 4
1
2 8
P B 5
P B 3
2
2 7
P B 6
P B 2
3
2 6
P B 7
P B 1
4
2 5
P A 0
P B 0 /S C S
1
2 0
P B 7
P B 0 /S C S
5
2 4
P A 1
P C 7 /S C K
2
1 9
P A 0
P C 7 /S C K
6
2 3
P A 2 /T M R
P C 6 /S D O
3
1 8
P A 1
P C 6 /S D O
7
2 2
P A 3
P C 5 /S D I
4
1 7
P A 2 /T M R
P C 5 /S D I
8
2 1
P A 4
P C 2 /IN T
5
1 6
P A 3
P C 4
9
2 0
P A 5
V S S
6
1 5
P A 4
P C 3
1 0
1 9
P A 6
V D D
7
1 4
P A 5
P C 2 /IN T
1 1
1 8
P A 7
B A T _ IN
8
1 3
P A 6
V S S
1 2
1 7
R E S
V S S
9
1 2
P A 7
V D D
1 3
1 6
L X
1 0
1 1
R E S
B A T _ IN
1 4
1 5
V S S
L X
H T 8 2 M 7 5 R
2 0 S S O P -A
H T 8 2 M 7 5 R
2 8 S S O P -A
P A 7
P A 6
P A 5
P A 4
P A 3
P A 2 /T M R
P A 1
P A 0
P B 7
P B 6
P B 5
P B 4
P B 3
P B 2
P B 1
P B 0 /S C S
3 2 3 1 3 0 2 9 2 8 2 7 2 6 2 5
1
2
2 4
2 3
3
2 2
H T 8 2 M 7 5 R
3 2 Q F N -A
6
5
4
2 1
2 0
1 9
1 8
8
7
9 1 0 1 1 1 2 1 3 1 4 1 5 1 6
1 7
R E
L X
V S
B A
V D
V S
S
S L X
T _ IN
D
S
N C
P C 0
P C 1
N C
P C 2
P C 3
P C 4
P C 5
P C 6
P C 7
/IN T
/S D I
/S D O
/S C K
N C
1
4 8
V D D
V S S
2
4 7
N C
R E S
3
4 6
B A T _ IN
P A 0
4
4 5
V S S L X
P A 1
5
4 4
L X
P A 2 /T M R
6
4 3
P B 7
P A 3
7
4 2
P B 6
P A 4
8
4 1
P B 5
P A 5
9
4 0
P B 4
P A 6
1 0
3 9
P B 3
P A 7
1 1
3 8
P B 2
P D 0
1 2
3 7
P B 1
P D 1
1 3
3 6
P E 0
P D 2
1 4
3 5
P E 1
P D 3
1 5
3 4
P E 2
P D 4
1 6
3 3
P E 3
P D 5
1 7
3 2
P E 4
P D 6
1 8
3 1
P E 5
P D 7
1 9
3 0
P E 6
P B 0 /S C S
2 0
2 9
P E 7
P C 7 /S C K
2 1
2 8
P C 0
P C 6 /S D O
2 2
2 7
P C 1
P C 5 /S D I
2 3
2 6
P C 2 /IN T
P C 4
2 4
2 5
P C 3
H T 8 2 K 7 5 R
4 8 S S O P -A
Rev. 1.10
3
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
Pin Description
The following table only includes the pins which are directly related to the MCU. The pin descriptions of the additional
peripheral functions are located at the corresponding section of the datasheet along with the relevant peripheral function functional description.
Pin Name
Options
Description
I/O
Pull-high
Wake-up
Bidirectional 8-bit input/output port. Each pin can be configured as a
wake-up input (both falling and rising edge) by a configuration option. Software instructions determine if the pin is a CMOS output or Schmitt Trigger
input. Configuration options determine if the pins have pull-high resistors.
PA2 is shared with the external timer input pin TMR.
I/O
Pull-high or
Wake-up
CMOS/NMO
S
Bidirectional 8-bit input/output port. Each pin can be configured as a
wake-up input (both falling and rising edge) by a configuration option. Software instructions determine if the pin is a CMOS output or Schmitt Trigger
input. Configuration options determine if the pins have pull-high resistors.
Also a configuration option determines if the PB0 is a CMOS output type or
NMOS output type. PB0 is shared with SCS of the SPI interface.
I/O
Bidirectional 8-bit input/output port. Each pin can be configured as a
wake-up input (both falling and rising edge) by a configuration option. SoftPull-high or
ware instructions determine if the pin is a CMOS output or Schmitt Trigger
Wake-up
input. Configuration options determine if the pins have pull-high resistors.
CMOS/NMO
Also a configuration option determines if the PC pins are CMOS output type
S
or NMOS output type. The INT is shared with PC2, PC5~PC7 are shared
with the SPI interface.
PD0~PD7
(HT82K75R only)
I/O
Bidirectional 8-bit input/output port. Each nibble can be configured as
Pull-high or wake-up inputs (both falling and rising edge) by a configuration option. SoftWake-up ware instructions determine if the pin is a CMOS output or Schmitt Trigger
input. Configuration options determine if the pins have pull-high resistors.
PE0~PE7
(HT82K75R only)
I/O
Bidirectional 8-bit input/output port. Each nibble can be configured as
Pull-high or wake-up inputs (both falling and rising edge) by a configuration option. SoftWake-up ware instructions determine if the pin is a CMOS output or Schmitt Trigger
input. Configuration options determine if the pins have pull-high resistors.
VSS
¾
¾
Negative power supply, ground
RES
I
¾
Schmitt Trigger reset input. Active low
VDD
¾
¾
Positive power supply
BAT_IN
I
¾
Battery input
LX
I
¾
DC/DC LX switch
VSSLX
I
¾
DC/DC ground
PA0~PA1
PA2/TMR
PA3~PA7
PB0/SCS
PB1~PB7
PC0~PC1
PC2/INT
PC3~PC4
PC5/SDI
PC6/SDO
PC7/SCK
I/O
Absolute Maximum Ratings
Supply Voltage ...........................VSS-0.3V to VSS+6.0V
Storage Temperature ............................-50°C to 125°C
Input Voltage..............................VSS-0.3V to VDD+0.3V
IOL Total ..............................................................150mA
Total Power Dissipation .....................................500mW
Operating Temperature...........................-40°C to 85°C
IOH Total............................................................-100mA
Note: These are stress ratings only. Stresses exceeding the range specified under ²Absolute Maximum Ratings² may
cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed
in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.
Rev. 1.10
4
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
D.C. Characteristics
Ta=25°C
Test Conditions
Symbol
Parameter
VDD
Conditions
¾
Min.
Typ.
Max.
Unit
1.8
2.2
3.3
V
VBAT
BAT_IN Operating Voltage
¾
IDD
Operating Current (Crystal OSC)
3V
No load, fSYS= 6MHz
¾
3
6
mA
ISTB
Standby Current
¾
No load, system HALT
WDT disable, LVR disable
¾
¾
20
mA
VIL1
Input Low Voltage for I/O
(Schmitt Trigger)
¾
¾
0
¾
0.3VDD
V
VIH1
Input High Voltage for I/O
(Schmitt Trigger)
¾
¾
0.7VDD
¾
VDD
V
VIL2
Input Low Voltage (RES)
¾
¾
0
¾
0.3VDD
V
VIH2
Input High Voltage (RES)
¾
¾
0.9VDD
¾
VDD
V
IOL1
Other I/O Pins Sink Current
3V
VOL=0.1VDD
4
¾
¾
mA
IOH1
Other I/O Pins Source Current
3V
VOH=0.9VDD
-2.5
-4.5
¾
mA
RPH1
Other Pins Internal Pull-high
Resistance
3V
10
30
50
kW
¾
A.C. Characteristics
Ta=25°C
Test Conditions
Symbol
Parameter
VDD
Conditions
Min.
Typ.
Max.
Unit
fSYS
System Clock
3V
¾
5.7
6
6.3
MHz
tRCSYS
Watchdog OSC Period
3V
¾
¾
71
¾
ms
tWDT1
Watchdog Time-out Period with
6-stage Prescaler
3V
¾
4.57
¾
ms
tRES
External Reset Low Pulse Width
¾
¾
1
¾
¾
ms
tSST
System Start-up Timer
¾
¾
¾
512
¾
1/fSYS
tLVR
Low Voltage Width to Reset
¾
¾
0.25
1
2
ms
tWake-up
MCU Wake-up Timer
¾
¾
¾
¾
1
ms
tconfigure
Watchdog Time-out Period
¾
¾
¾
1024
¾
tRCSYS
Rev. 1.10
WDTS=1
5
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
Power-On Reset Characteristics
Ta=25°C
Test Conditions
Symbol
Parameter
Min.
Typ.
Max.
Unit
¾
¾
1.0
¾
mA
VDD
Conditions
1.8V~
3.3V
IPOR
Operating current
RRVDD
VDD Rise Rate to Ensure
Power-on Reset
¾
Without 0.1mF between
VDD and VSS
0.05
¾
¾
V/ms
VPOR
Maximum VDD Start Voltage to
Ensure Power-on Reset
¾
Without 0.1mF between
VDD and VSS ,Ta=25°C
0.9
¾
1.5
V
Without 0.1mF between
VDD and VSS
2
¾
¾
ms
tPOR
Power-on Reset Low Pulse
Width
With 0.1mF between
VDD and VSS
10
¾
¾
ms
V
¾
D D
tP
O R
R R
V D D
V
P O R
T im e
Rev. 1.10
6
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
System Architecture
A key factor in the high-performance features of the
Holtek range of microcontrollers is attributed to the internal system architecture. The devices take advantage of
the usual features found within RISC microcontrollers
providing increased speed of operation and enhanced
performance. The pipelining scheme is implemented in
such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively
executed in one cycle, with the exception of branch or
call instructions. An 8-bit wide ALU is used in practically
all operations of the instruction set. It carries out arithmetic operations, logic operations, rotation, increment,
decrement, branch decisions, etc. The internal data
path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or
indirectly addressed. The simple addressing methods of
these registers along with additional architectural features ensure that a minimum of external components is
required to provide a functional I/O control system with
maximum reliability and flexibility.
execution functions. In this way, one T1~T4 clock cycle
forms one instruction cycle. Although the fetching and
execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the
microcontroller ensures that instructions are effectively
executed in one instruction cycle. The exception to this
are instructions where the contents of the Program
Counter are changed, such as subroutine calls or
jumps, in which case the instruction will take one more
instruction cycle to execute.
For instructions involving branches, such as jump or call
instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as
the program takes one cycle to first obtain the actual
jump or call address and then another cycle to actually
execute the branch. The requirement for this extra cycle
should be taken into account by programmers in timing
sensitive applications
Program Counter
During program execution, the Program Counter is used
to keep track of the address of the next instruction to be
executed. It is automatically incremented by one each
time an instruction is executed except for instructions,
such as ²JMP² or ²CALL² that demand a jump to a
non-consecutive Program Memory address. It must be
noted that only the lower 8 bits, known as the Program
Counter Low Register, are directly addressable by user.
Clocking and Pipelining
The main system clock, derived from either a Crystal/Resonator or RC oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The
Program Counter is incremented at the beginning of the
T1 clock during which time a new instruction is fetched.
The remaining T2~T4 clocks carry out the decoding and
S y s te m
C lo c k
P h a s e C lo c k T 1
P h a s e C lo c k T 2
P h a s e C lo c k T 3
P h a s e C lo c k T 4
P ro g ra m
C o u n te r
P ip e lin in g
P C
P C + 1
F e tc h In s t. (P C )
E x e c u te In s t. (P C -1 )
P C + 2
F e tc h In s t. (P C + 1 )
E x e c u te In s t. (P C )
F e tc h In s t. (P C + 2 )
E x e c u te In s t. (P C + 1 )
System Clocking and Pipelining
M O V A ,[1 2 H ]
2
C A L L D E L A Y
3
C P L [1 2 H ]
4
:
5
:
6
1
D E L A Y :
F e tc h In s t. 1
E x e c u te In s t. 1
F e tc h In s t. 2
E x e c u te In s t. 2
F e tc h In s t. 3
F lu s h P ip e lin e
F e tc h In s t. 6
E x e c u te In s t. 6
F e tc h In s t. 7
N O P
Instruction Fetching
Rev. 1.10
7
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
When executing instructions requiring jumps to
non-consecutive addresses such as a jump instruction,
a subroutine call, interrupt or reset, etc., the
microcontroller manages program control by loading the
required address into the Program Counter. For conditional skip instructions, once the condition has been
met, the next instruction, which has already been
fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.
writeable. The activated level is indexed by the Stack
Pointer, SP, and is neither readable nor writeable. At a
subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack.
At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program
Counter is restored to its previous value from the stack.
After a device reset, the Stack Pointer will point to the
top of the stack.
If the stack is full and an enabled interrupt takes place,
the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack
Pointer is decremented, by RET or RETI, the interrupt
will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily.
However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack
overflow. Precautions should be taken to avoid such
cases which might cause unpredictable program
branching.
The lower byte of the Program Counter, known as the
Program Counter Low register or PCL, is available for
program control and is a readable and writeable register. By transferring data directly into this register, a short
program jump can be executed directly, however, as
only this low byte is available for manipulation, the
jumps are limited to the present page of memory, that is
256 locations. When such program jumps are executed
it should also be noted that a dummy cycle will be inserted.
The lower byte of the Program Counter is fully accessible under program control. Manipulating the PCL might
cause program branching, so an extra cycle is needed
to pre-fetch. Further information on the PCL register can
be found in the Special Function Register section.
P ro g ra m
T o p o f S ta c k
C o u n te r
S ta c k L e v e l 1
S ta c k L e v e l 2
S ta c k
P o in te r
Stack
This is a special part of the memory which is used to
save the contents of the Program Counter only. The
stack has 6 levels and is neither part of the data nor part
of the program space, and is neither readable nor
B o tto m
P ro g ra m
M e m o ry
S ta c k L e v e l 3
o f S ta c k
S ta c k L e v e l 6
Program Counter Bits
Mode
b11
b10
b9
b8
b7
b6
b5
b4
b3
b2
b1
b0
Initial Reset
0
0
0
0
0
0
0
0
0
0
0
0
SPI Interrupt
0
0
0
0
0
0
0
0
0
1
0
0
Timer/Event Counter Overflow
0
0
0
0
0
0
0
0
1
0
0
0
External interrupt
0
0
0
0
0
0
0
0
1
1
0
0
PC8
@7
@6
@5
@4
@3
@2
@1
@0
Skip
Program Counter + 2
Loading PCL
PC11 PC10 PC9
Jump, Call Branch
#11
#10
#9
#8
#7
#6
#5
#4
#3
#2
#1
#0
Return from Subroutine
S11
S10
S9
S8
S7
S6
S5
S4
S3
S2
S1
S0
Program Counter
Note:
PC11~PC8: Current Program Counter bits
#11~#0: Instruction code address bits
Rev. 1.10
@7~@0: PCL bits
S11~S0: Stack register bits
8
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
Arithmetic and Logic Unit - ALU
offer users the flexibility to freely develop their applications which may be useful during debug or for products
requiring frequent upgrades or program changes. OTP
devices are also applicable for use in applications that
require low or medium volume production runs.
The arithmetic-logic unit or ALU is a critical area of the
microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main
microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or
logical operations after which the result will be placed in
the specified register. As these ALU calculation or operations may result in carry, borrow or other status
changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the
following functions:
Structure
The Program Memory has a capacity of 4K´15 bits. The
Program Memory is addressed by the Program Counter
and also contains data, table information and interrupt
entries. Table data, which can be setup in any location
within the Program Memory, is addressed by separate
table pointer registers.
· Arithmetic operations: ADD, ADDM, ADC, ADCM,
SUB, SUBM, SBC, SBCM, DAA
Special Vectors
· Logic operations: AND, OR, XOR, ANDM, ORM,
Within the Program Memory, certain locations are reserved for special usage such as reset and interrupts.
XORM, CPL, CPLA
· Rotation RRA, RR, RRCA, RRC, RLA, RL, RLCA,
· Location 000H
RLC
This vector is reserved for use by the device reset for
program initialisation. After a device reset is initiated,
the program will jump to this location and begin execution.
· Increment and Decrement INCA, INC, DECA, DEC
· Branch decision, JMP, SZ, SZA, SNZ, SIZ, SDZ,
SIZA, SDZA, CALL, RET, RETI
· Location 004H
This vector is used by serial interface. When 8-bits of
data have been received or transmitted success-fully
from serial interface. The program will jump to this location and begin execution if the interrupt is enable
and the stack is not full.
Program Memory
The Program Memory is the location where the user
code or program is stored. The device is supplied with
One-Time Programmable, OTP, memory where users
can program their application code into the device. By
using the appropriate programming tools, OTP devices
0 0 0 H
· Location 008H
This vector is used by the timer/event counter. If a
counter overflow occurs, the program will jump to this
location and begin execution if the timer interrupt is
enabled and the stack is not full.
In itia lis a tio n
V e c to r
0 0 4 H
· Location 00CH
This vector is used by the external interrupt. If the INT
external input pin on the device receives a high to low
transition, the program will jump to this location and
begin execution, if the interrupt is enabled and the
stack is not full.
S P I
In te rru p t V e c to r
0 0 8 H
T im e r /E v e n t C o u n te r
In te rru p t V e c to r
0 0 C H
· Table location
E x te rn a l
In te rru p t V e c to r
F F F H
Any location in the program memory can be used as
look-up tables. There are three method to read the
ROM data by two table read instructions: ²TABRDC²
and ²TABRDL², transfer the contents of the
lower-order byte to the specified data memory, and
the higher-order byte to TBLH (08H).
1 5 b its
Program Memory Structure
Table Location Bits
Instruction
b11
b10
b9
b8
b7
b6
b5
b4
b3
b2
b1
b0
TABRDC[m]
PC11
PC10
PC9
PC8
@7
@6
@5
@4
@3
@2
@1
@0
TABRDL[m]
1
1
1
1
@7
@6
@5
@4
@3
@2
@1
@0
Table Location
Note:
PC11~PC8: Current program counter bits when TBHP is disabled
TBHP register bit3~bit0 when TBHP is enabled
@7~@0: Table Pointer TBLP bits
Rev. 1.10
9
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
¨
The three methods are shown as follows: The instructions ²TABRDC [m]² (the current page, one
page=256words), where the table location is defined by TBLP (07H) in the current page. And the
configuration option TBHP is disabled (default).
¨
The instructions ²TABRDC [m]², where the table location is defined by registers TBLP (07H) and
TBHP (01FH). And the configuration option TBHP
is enabled.
¨
The instructions ²TABRDL [m]², where the table location is defined by register TBLP (07H) in the last
page (F00H~FFFH).
will not be enabled until the TBLH has been backed
up. All table related instructions require two cycles to
complete the operation. These areas may function as
normal program memory depending on the requirements.
Once TBHP is enabled, the instruction ²TABRDC [m]²
reads the ROM data as defined by TBLP and TBHP
value. Otherwise, the configuration option TBHP is
disabled, the instruction ²TABRDC [m]² reads the
ROM data as defined by TBLP and the current program counter bits.
Table Program Example
Only the destination of the lower-order byte in the table is well-defined, the other bits of the table word are
transferred to the lower portion of TBLH, and the remaining 1-bit words are read as ²0². The Table
Higher-order byte register (TBLH) is read only. The table pointer (TBLP, TBHP) is a read/write register (07H,
1FH), which indicates the table location. Before accessing the table, the location must be placed in the
TBLP and TBHP (If the configuration option TBHP is
disabled, the value in TBHP has no effect). The TBLH
is read only and cannot be restored. If the main routine and the ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the
TBLH in the
main routine are likely to be changed by the table read
instruction used in the ISR. Errors can occur. In other
words, using the table read instruction in the main routine and the ISR simultaneously should be avoided.
However, if the table read instruction has to be applied
in both the main routine and the ISR, the interrupt
should be disabled prior to the table read instruction. It
P ro g ra m C o u n te r
H ig h B y te
The following example shows how the table pointer and
table data is defined and retrieved from the
microcontroller. This example uses raw table data located in the last page which is stored there using the
ORG statement. The value at this ORG statement is
²F00H² which refers to the start address of the last page
within the 4K Program Memory of device. The table
pointer is setup here to have an initial value of ²06H².
This will ensure that the first data read from the data table will be at the Program Memory address ²F06H² or 6
locations after the start of the last page. Note that the
value for the table pointer is referenced to the first address of the present page if the ²TABRDC [m]² instruction is being used. The high byte of the table data which
in this case is equal to zero will be transferred to the
TBLH register automatically when the ²TABRDL [m]² instruction is executed.
T B H P
P ro g ra m
M e m o ry
T B L P
T B L H
T a b le C o n te n ts H ig h B y te
T B L H
S p e c ifie d b y [m ]
T a b le C o n te n ts L o w
H ig h B y te o f T a b le C o n te n ts
B y te
S p e c ifie d b y [m ]
L o w
B y te o f T a b le C o n te n ts
Table Read - TBLP/TBHP
Table Read - TBLP only
Rev. 1.10
P ro g ra m
M e m o ry
T B L P
10
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
tempreg1
tempreg2
db
db
:
:
?
?
; temporary register #1
; temporary register #2
mov
a,06h
; initialise table pointer - note that this address
; is referenced
mov
tblp,a
:
:
; to the last page or present page
tabrdl
tempreg1
;
;
;
;
dec
tblp
; reduce value of table pointer by one
tabrdl
tempreg2
;
;
;
;
;
;
;
;
transfers value in table referenced by table pointer
to tempregl
data at prog. memory address ²F06H² transferred to
tempreg1 and TBLH
transfers value in table referenced by table pointer
to tempreg2
data at prog.memory address ²F05H² transferred to
tempreg2 and TBLH
in this example the data ²1AH² is transferred to
tempreg1 and data ²0FH² to register tempreg2
the value ²00H² will be transferred to the high byte
register TBLH
:
:
org
F00h
; sets initial address of last page
dc
00Ah, 00Bh, 00Ch, 00Dh, 00Eh, 00Fh, 01Ah, 01Bh
:
:
Because the TBLH register is a read-only register and cannot be restored, care should be taken to ensure its protection
if both the main routine and Interrupt Service Routine use the table read instructions. If using the table read instructions,
the Interrupt Service Routines may change the value of TBLH and subsequently cause errors if used again by the main
routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However,
in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any
main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete
their operation.
Rev. 1.10
11
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
Data Memory
The Data Memory is a volatile area of 8-bit wide RAM
internal memory and is the location where temporary information is stored. Divided into two sections, the first of
these is an area of RAM where special function registers
are located. These registers have fixed locations and
are necessary for correct operation of the device. Many
of these registers can be read from and written to directly under program control, however, some remain
protected from user manipulation. The second area of
Data Memory is reserved for general purpose use. All
locations within this area are read and write accessible
under program control.
General Purpose Data Memory
All microcontroller programs require an area of
read/write memory where temporary data can be stored
and retrieved for use later. It is this area of RAM memory
that is known as General Purpose Data Memory. This
area of Data Memory is fully accessible by the user program for both read and write operations. By using the
²SET [m].i² and ²CLR [m].i² instructions, individual bits
can be set or reset under program control giving the
user a large range of flexibility for bit manipulation in the
Data Memory.
Special Purpose Data Memory
Structure
This area of Data Memory is where registers, necessary
for the correct operation of the microcontroller, are
stored. Most of the registers are both readable and
writeable but some are protected and are readable only,
the details of which are located under the relevant Special Function Register section. Note that for locations
that are unused, any read instruction to these addresses
will return the value ²00H².
The two sections of Data Memory, the Special Purpose
and General Purpose Data Memory are located at consecutive locations. All are implemented in RAM and are
8-bit wide. The start address of the Data Memory for all
devices is the address ²00H². Registers which are common to all microcontrollers, such as ACC, PCL, etc.,
have the same Data Memory address.
H T 8 2 K 7 5 R
H T 8 2 M 7 5 R
0 0 H
0 0 H
S p e c ia l P u r p o s e
D a ta M e m o ry
S p e c ia l P u r p o s e
D a ta M e m o ry
3 F H
4 0 H
3 F H
4 0 H
G e n e ra l P u rp o s e
D a ta M e m o ry
G e n e ra l P u rp o s e
D a ta M e m o ry
D F H
B F H
Data Memory Structure
Rev. 1.10
12
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
H T 8 2 M 7 5 R
H T 8 2 K 7 5 R
0 0 H
IA R 0
0 0 H
0 1 H
M P 0
0 1 H
M P 0
0 2 H
IA R 1
0 2 H
IA R 1
0 3 H
M P 1
0 3 H
M P 1
0 4 H
IA R 0
0 4 H
A C C
0 5 H
A C C
0 5 H
0 6 H
P C L
0 6 H
P C L
0 7 H
T B L P
0 7 H
T B L P
0 8 H
T B L H
0 8 H
T B L H
0 9 H
W D T S
0 9 H
W D T S
0 A H
S T A T U S
0 A H
S T A T U S
0 B H
IN T C
0 B H
IN T C
0 C H
0 D H
T M R H
T M R H
T M R L
0 C H
0 D H
0 E H
T M R C
0 E H
T M R C
0 F H
P T R
0 F H
P T R
1 0 H
T M R L
1 0 H
1 1 H
1 1 H
S p e c ia l P u r p o s e
D a ta M e m o ry
1 2 H
P A
1 3 H
P A C
1 2 H
P A
1 3 H
P A C
1 4 H
P B
1 4 H
P B
1 5 H
P B C
1 5 H
P B C
1 6 H
P C
1 6 H
P C
1 7 H
P C C
1 7 H
P C C
1 8 H
1 8 H
P D
1 9 H
1 9 H
P D C
1 A H
1 A H
P E
1 B H
1 C H
1 B H
1 C H
P E C
1 D H
C T L R
1 D H
C T L R
1 E H
1 F H
2 0 H
1 E H
T B H P
1 F H
2 0 H
2 1 H
T B H P
2 1 H
2 2 H
S P IR
2 2 H
S P IR
2 3 H
2 4 H
S B C R
S B C R
4 0 H
G e n e ra l P u rp o s e
D a ta M e m o ry
(1 2 8 B y te s )
2 3 H
2 4 H
4 0 H
B F H
S p e c ia l P u r p o s e
D a ta M e m o ry
S B D R
D F H
S B D R
G e n e ra l P u rp o s e
D a ta M e m o ry
(1 6 0 B y te s )
: U n u s e d ,
re a d a s "0 0 "
Special Purpose Data Memory Structure
Rev. 1.10
13
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
Special Function Registers
To ensure successful operation of the microcontroller,
certain internal registers are implemented in the Data
Memory area. These registers ensure correct operation
of internal functions such as timers, interrupts, etc., as
well as external functions such as I/O data control. The
location of these registers within the Data Memory begins at the address 00H. Any unused Data Memory locations between these special function registers and the
point where the General Purpose Memory begins is reserved and attempting to read data from these locations
will return a value of 00H.
pair, IAR0 and MP0 can together only access data from
Bank 0, while the IAR1 and MP1 register pair can access data from all of the data banks if the Data Memory
is divided into 2 or more banks. As the Indirect Addressing Registers are not physically implemented,
reading the Indirect Addressing Registers indirectly will
return a result of ²00H² and writing to the registers indirectly will result in no operation.
Memory Pointer - MP0, MP1
For all devices, two Memory Pointers, known as MP0
and MP1 are provided. These Memory Pointers are
physically implemented in the Data Memory and can be
manipulated in the same way as normal registers providing a convenient way with which to address and track
data. When any operation to the relevant Indirect Addressing Registers is carried out, the actual address that
the microcontroller is directed to, is the address specified by the related Memory Pointer. MP0 can only access data in Bank 0 while MP1 can access all data
banks if the Data Memory is divided into 2 or more
banks.
Indirect Addressing Register - IAR0, IAR1
The Indirect Addressing Registers, IAR0 and IAR1, although having their locations in normal RAM register
space, do not actually physically exist as normal registers. The method of indirect addressing for RAM data
manipulation uses these Indirect Addressing Registers
and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0 and IAR1 registers will result in
no actual read or write operation to these registers but
rather to the memory location specified by their corresponding Memory Pointer, MP0 or MP1. Acting as a
data .section ¢data¢
adres1
db ?
adres2
db ?
adres3
db ?
adres4
db ?
block
db ?
code .section at 0 ¢code¢
org 00h
start:
mov
mov
mov
mov
a,04h
; setup size of block
block,a
a,offset adres1; Accumulator loaded with first RAM address
mp,a
; setup memory pointer with first RAM address
clr
inc
sdz
jmp
IAR0
mp0
block
loop
loop:
; clear the data at address defined by MP0
; increment memory pointer
; check if last memory location has been cleared
continue:
The important point to note here is that in the example shown above, no reference is made to specific Data Memory addresses.
Rev. 1.10
14
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
Accumulator - ACC
Otherwise, the configuration option TBHP is disabled,
the instruction ²TABRDC [m]² reads the ROM data as
defined by TBLP and the current program counter bits.
The Accumulator is central to the operation of any
microcontroller and is closely related with operations
carried out by the ALU. The Accumulator is the place
where all intermediate results from the ALU are stored.
Without the Accumulator it would be necessary to write
the result of each calculation or logical operation such
as addition, subtraction, shift, etc., to the Data Memory
resulting in higher programming and timing overheads.
Data transfer operations usually involve the temporary
storage function of the Accumulator; for example, when
transferring data between one user defined register and
another, it is necessary to do this by passing the data
through the Accumulator as no direct transfer between
two registers is permitted.
Status Register - STATUS
This 8-bit register contains the zero flag (Z), carry flag
(C), auxiliary carry flag (AC), overflow flag (OV), power
down flag (PDF), and watchdog time-out flag (TO).
These arithmetic/logical operation and system management flags are used to record the status and operation of
the microcontroller.
With the exception of the TO and PDF flags, bits in the
status register can be altered by instructions like most
other registers. Any data written into the status register
will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO
flag can be affected only by a system power-up, a WDT
time-out or by executing the ²CLR WDT² or ²HALT² instruction. The PDF flag is affected only by executing the
²HALT² or ²CLR WDT² instruction or during a system
power-up.
Program Counter Low Register - PCL
To provide additional program control functions, the low
byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area
of the Data Memory. By manipulating this register, direct
jumps to other program locations are easily implemented. Loading a value directly into this PCL register
will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only
jumps within the current Program Memory page are permitted. When such operations are used, note that a
dummy cycle will be inserted.
The Z, OV, AC and C flags generally reflect the status of
the latest operations.
· C is set if an operation results in a carry during an ad-
dition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C
is also affected by a rotate through carry instruction.
· AC is set if an operation results in a carry out of the
Look-up Table Registers - TBLP, TBLH, TBHP
low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is
cleared.
These two special function registers are used to control
operation of the look-up table which is stored in the Program Memory. TBLP is the table pointer and indicates
the location where the table data is located. Its value
must be setup before any table read commands are executed. Its value can be changed, for example using the
²INC² or ²DEC² instructions, allowing for easy table data
pointing and reading. TBLH is the location where the
high order byte of the table data is stored after a table
read data instruction has been executed. Note that the
lower order table data byte is transferred to a user defined location. Once TBHP is enabled, the instruction
²TABRDC [m]² reads the ROM data as defined by TBLP
and TBHP value.
· Z is set if the result of an arithmetic or logical operation
is zero; otherwise Z is cleared.
· OV is set if an operation results in a carry into the high-
est-order bit but not a carry out of the highest-order bit,
or vice versa; otherwise OV is cleared.
· PDF is cleared by a system power-up or executing the
²CLR WDT² instruction. PDF is set by executing the
²HALT² instruction.
· TO is cleared by a system power-up or executing the
²CLR WDT² or ²HALT² instruction. TO is set by a
WDT time-out.
b 7
b 0
T O
P D F
O V
Z
A C
C
S T A T U S R e g is te r
A r
C a
A u
Z e
ith m e
r r y fla
x ilia r y
r o fla g
O v e r flo w
g
tic /L o g ic O p e r a tio n F la g s
c a r r y fla g
fla g
S y s te m M
P o w e r d o w
W a tc h d o g
N o t im p le m
a n
n
tim
e
a g e m e n t F la g s
fla g
e - o u t fla g
n te d , re a d a s "0 "
Status Register
Rev. 1.10
15
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
ciated control register known as PAC, PBC, etc., also
mapped to specific addresses with the Data Memory.
In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be
pushed onto the stack automatically. If the contents of
the status registers are important and if the interrupt routine can change the status register, precautions must be
taken to correctly save it.
Input/Output Ports
Holtek microcontrollers offer considerable flexibility on
their I/O ports. With the input or output designation of every pin fully under user program control, pull-high options for all ports and Wake-up option for all I/O pins, the
user is provided with an I/O structure to meet the needs
of a wide range of application possibilities.
Interrupt Control Registers - INTC
The microcontroller provides an internal timer/event
counter overflow interrupt. By setting various bits within
this register using standard bit manipulation instructions, the enable/disable function of each interrupt can
be independently controlled. A master interrupt bit within
this register, the EMI bit, acts like a global enable/disable and is used to set all of the interrupt enable bits on
or off. This bit is cleared when an interrupt routine is entered to disable further interrupt and is set by executing
the ²RETI² instruction.
The microcontroller provides 24 or 40 bit bidirectional input/output lines labeled with port names known as PA,
PB, etc. These I/O ports are mapped to the Data Memory with addresses as shown in the Special Purpose
Data Memory table. All of these I/O lines can be used for
input and output operations and one line as an input
only. For input operation, these ports are non-latching,
which means the inputs must be ready at the T2 rising
edge of instruction ²MOV A,[m]², where m denotes the
port address. For output operation, all the data is latched
and remains unchanged until the output latch is rewritten.
Timer/Event Counter Registers TMRH, TMRL, TMRC
All devices possess a single internal 16-bit count-up
timer. An associated register pair known as
TMRL/TMRH is the location where the timer 16-bit value
is located. This register can also be preloaded with fixed
data to allow different time intervals to be setup. An associated control register, known as TMRC, contains the
setup information for this timer, which determines in
what mode the timer is to be used as well as containing
the timer on/off control function.
Pull-high Resistors
Many product applications require pull-high resistors for
their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, I/O pins, when configured as an input have the
capability of being connected to an internal pull-high resistor. The pull-high resistors are selectable via configuration options and are implemented using weak PMOS
transistors. The individual pull-high resistor is selected
to be connected to each pin on Port A by a configuration
option. A configuration option can determine if the
pull-high resistors are connected to the lower significant
four pins or higher significant four pins on each I/O port
except Port A.
Watchdog Timer Register - WDTS
The Watchdog function in the microcontroller provides
an automatic reset function giving the microcontroller a
means of protection against spurious jumps to incorrect
Program Memory addresses. To implement this, a timer
is provided within the microcontroller which will issue a
reset command when its value overflows.To provide
variable Watchdog Timer reset times, the Watchdog
Timer clock source can be divided by various division ratios, the value of which is set using the WDTS register.
By writing directly to this register, the appropriate division ratio for the Watchdog Timer clock source can be
setup. Note that only the lower 3 bits are used to set division ratios between 1 and 128.
Port Pin Wake-up
If the HALT instruction is executed, the device will enter
the Power Down Mode, where the system clock will stop
resulting in power being conserved, a feature that is important for battery and other low-power applications.
Various methods exist to wake-up the microcontroller,
one of which is to change the logic condition on one of
the port pins from high to low. After a HALT instruction
forces the microcontroller into entering the Power Down
Mode, the processor will remain in a low-power state until the logic condition of the selected wake-up pin on the
port pin changes from high to low. This function is especially suitable for applications that can be woken up via
external switches. All of the I/O pins can be configured
to have the capability to wake-up the device by high to
low and low to high edges using different configuring
ways. It means once the I/O pin is configured to have the
Input/Output Ports and Control Registers
Within the area of Special Function Registers, the I/O
registers and their associated control registers play a
prominent role. All I/O ports have correspondingly designated registers known as PA, PB, etc. These labeled
I/O registers are mapped to specific addresses within
the Data Memory as shown in the Data Memory table,
which are used to transfer the appropriate output or input data on that port. With each I/O port there is an asso-
Rev. 1.10
16
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
V
D a ta B u s
W r ite C o n tr o l R e g is te r
P u ll- H ig h
O p tio n
C o n tr o l B it
Q
D
C K
D D
W e a k
P u ll- u p
Q
S
C h ip R e s e t
R e a d C o n tr o l R e g is te r
W r ite D a ta R e g is te r
P A O u tp u t
C o n fig u r a tio n
R e a d D a ta R e g is te r
W a k e -u p fo r a n y I/O
I/O
P o rt
D a ta B it
Q
D
C K
S
Q
M
P u ll- L o w
U
X
p o rt
W a k e - u p o p tio n fo r a n y I/O
P A 2 /T M R
p o rt
Input/Output Ports
gram control.
wake-up capability, the device can be woken up by any
I/O transition. For more details, refer to the Configuration Option Section later.
· External Timer Clock Input
The external timer pin TMR is pin-shared with the I/O
pin PA2. To configure this pin to operate as timer input,
the corresponding control bits in the timer control register must be correctly set. For applications that do not
require an external timer input, this pin can be used as
a normal I/O pin. Note that if used as a normal I/O pin
the timer mode control bits in the timer control register
must select the timer mode, which has an internal
clock source, to prevent the input pin from interfering
with the timer operation.
I/O Port Control Registers
Each I/O port has its own control register known as PAC,
PBC, etc., to control the input/output configuration. With
this control register, each CMOS/NMOS output or input
with or without pull-high resistor structures can be reconfigured dynamically under software control. Each of
the I/O ports is directly mapped to a bit in its associated
port control register. PC and PB can be set CMOS or
NMOS output for option.
· External Interrupt Input
The external interrupt pin INT is pin-shared with the
I/O pin PC2. For applications not requiring an external
interrupt input, the pin-shared external interrupt pin
can be used as a normal I/O pin, however to do this,
the external interrupt enable bits in the INTC register
must be disabled.
For the I/O pin to function as an input, the corresponding
bit of the control register must be written as a ²1². This
will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit
of the control register is written as a ²0², the I/O pin will
be setup as a CMOS/NMOS output. If the pin is currently
setup as an output, instructions can still be used to read
the output register. However, it should be noted that the
program will in fact only read the status of the output
data latch and not the actual logic status of the output
pin.
I/O Pin Structures
The diagrams illustrate the I/O pin internal structures. As
the exact logical construction of the I/O pin may differ
from these drawings, they are supplied as a guide only
to assist with the functional understanding of the I/O
pins.
Pin-shared Functions
Programming Considerations
The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design
constraints on designers but by supplying pins with
multi-functions, many of these difficulties can be overcome. For some pins, the chosen function of the
multi-function I/O pins is set by configuration options
while for others the function is set by application pro-
Within the user program, one of the first things to consider is port initialisation. After a reset, all of the data and
port control register will be set high. This means that all
I/O pins will default to an input state, the level of which
depends on the other connected circuitry and whether
pull-high options have been selected. If the control registers, known as PAC, PBC, etc., are programmed to
setup some pins as outputs, these output pins will have
Rev. 1.10
17
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
of the TE bit, each high to low, or low to high transition
on the PA2/TMR pin will increment the counter by one.
an initial high output value unless the associated data
registers are first programmed. Selecting which pins are
inputs and which are outputs can be achieved byte-wide
by loading the correct value into the port control register
or by programming individual bits in the port control register using the ²SET [m].i² and ²CLR [m].i² instructions.
Note that when using these bit control instructions, a
read-modify-write operation takes place. The
microcontroller must first read in the data on the entire
port, modify it to the required new bit values and then rewrite this data back to the output ports.
Timer Registers - TMRH, TMRL
The TMRH and TMRL registers are two 8-bit special
function register locations within the special purpose
Data Memory where the actual timer value is stored.
The value in the timer registers increases by one each
time an internal clock pulse is received or an external
transition occurs on the PA2/TMR pin. The timer will
count from the initial value loaded by the preload register to the full count value of FFFFH at which point the
timer overflows and an internal interrupt signal generated. The timer value will then be reset with the initial
preload register value and continue counting. For a
maximum full range count of 0000H to FFFFH the
preload registers must first be cleared to 0000H. It
should be noted that after power-on the preload registers will be in an unknown condition. Note that if the
Timer/Event Counter is not running and data is written to
its preload registers, this data will be immediately written
into the actual counter. However, if the counter is enabled and counting, any new data written into the
preload registers during this period will remain in the
preload registers and will only be written into the actual
counter the next time an overflow occurs.
All I/O have the additional capability of providing
wake-up functions. When the device is in the Power
Down Mode, various methods are available to wake the
device up. One of these is a high to low and low to high
transition of any of the selected wake-up pins.
Timer/Event Counters
The provision of timers form an important part of any
microcontroller giving the designer a means of carrying
out time related functions. The device contains an internal 16-bit count-up timer which has three operating
modes. The timer can be configured to operate as a
general timer, external event counter or as a pulse width
measurement device.
T 1
S y s te m
T 2
T 3
T 4
T 1
T 2
T 3
T 4
Accessing these registers is carried out in a specific
way. It must be noted that when using instructions to
preload data into the low byte register, namely TMRL,
the data will only be placed in a low byte buffer and not
directly into the low byte register. The actual transfer of
the data into the low byte register is only carried out
when a write to its associated high byte register, namely
TMRH, is executed. On the other hand, using instructions to preload data into the high byte timer register will
result in the data being directly written to the high byte
register. At the same time the data in the low byte buffer
will be transferred into its associated low byte register.
For this reason, when preloading data into the 16-bit
timer registers, the low byte should be written first. It
must also be noted that to read the contents of the low
byte register, a read to the high byte register must first
be executed to latch the contents of the low byte buffer
from its associated low byte register. After this has been
done, the low byte register can be read in the normal
way. Note that reading the low byte timer register directly will only result in reading the previously latched
contents of the low byte buffer and not the actual contents of the low byte timer register.
C lo c k
P o rt D a ta
W r ite to P o r t
R e a d fro m
P o rt
Read/Write Timing
There are three registers related to the Timer/Event
Counter, TMRL, TMRH and TMRC. The TMRL/TMRH
register pair are the registers that contains the actual
timing value. Writing to this register pair places an initial
starting value in the Timer/Event Counter preload register while reading retrieves the contents of the
Timer/Event Counter. The TMRC register is a
Timer/Event Counter control register, which defines the
timer options, and determines how the timer is to be
used. The timer clock source can be configured to come
from the internal system clock divided by 4 or from an
external clock on shared pin PA2/TMR.
Configuring the Timer/Event Counter Input Clock
Source
The timer clock source can originate from either the system clock divided by 4 or from an external clock source.
The system clock divided by 4 is used when the timer is
in the timer mode or in the pulse width measurement
mode.
Timer Control Register - TMRC
The flexible features of the Holtek microcontroller
Timer/Event Counters enable them to operate in three
different modes, the options of which are determined by
the contents of the Timer Control Register TMRC. Together with the TMRL and TMRH registers, these three
An external clock source is used when the timer is in the
event counting mode, the clock source being provided
on shared pin PA2/TMR. Depending upon the condition
Rev. 1.10
18
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
Configuring the Timer Mode
registers control the full operation of the Timer/Event
Counter. Before the timer can be used, it is essential
that the TMRC register is fully programmed with the
right data to ensure its correct operation, a process that
is normally carried out during program initialisation.
In this mode, the timer can be utilised to measure fixed
time intervals, providing an internal interrupt signal each
time the counter overflows. To operate in this mode, bits
TM1 and TM0 of the TMRC register must be set to 1 and
0 respectively. In this mode, the internal clock is used as
the timer clock. The timer-on bit, TON, must be set high
to enable the timer to run. Each time an internal clock
high to low transition occurs, the timer increments by
one. When the timer is full and overflows, the timer will
be reset to the value already loaded into the preload register and continue counting. If the timer interrupt is enabled, an interrupt signal will also be generated. The
timer interrupt can be disabled by ensuring that the ETI
bit in the INTC register is cleared to zero.
To choose which of the three modes the timer is to operate in, the timer mode, the event counting mode or the
pulse width measurement mode, bits TM0 and TM1
must be set to the required logic levels. The timer-on bit
TON or bit 4 of the TMRC register provides the basic
on/off control of the timer, setting the bit high allows the
counter to run, clearing the bit stops the counter. If the
timer is in the event count or pulse width measurement
mode the active transition edge level type is selected by
the logic level of the TE or bit 3 of the TMRC register.
D a ta B u s
L o w B y te
B u ffe r
T M 1
fS
T M R
Y S
/4
1 6 - B it
P r e lo a d R e g is te r
T M 0
T im e r /E v e n t C o u n te r
M o d e C o n tro l
T E
H ig h B y te
T O N
R e lo a d
O v e r flo w to In te r r u p t
L o w B y te
1 6 - B it T im e r /E v e n t C o u n te r
16-bit Timer/Event Counter Structure
b 7
T M 1
b 0
T M 0
T O N
T E
T im e r /E v e n t C o u n te r C o n tr o l R e g is te r
N o t im p le m e n te d , r e a d a s " 0 "
T o d e fin e th e a c tiv e e d g e o f T M R
1 : a c tiv e o n h ig h to lo w
0 : a c tiv e o n lo w to h ig h
p in in p u t s ig n a l
T o e n a b le o r d is a b le tim e r c o u n tin g
1 : e n a b le
0 : d is a b le
N o t im p le m e n te d , r e a d a s " 0 "
O p e r a tin g m o d e
T M 0
T M 1
n o
0
0
e v
1
0
tim
0
1
1
1
p u
s e le c t
m o d
e n t c
e r m
ls e w
e a v a
o u n te
o d e (
id th m
ila b
r m
in te
e a
le
o d e ( e x te r n a l c lo c k )
r n a l c lo c k )
s u re m e n t m o d e
Timer/Event Counter Control Register
fS
Y S
/4
In c re m e n t
T im e r C o u n te r
T im e r + 1
T im e r + 2
T im e r + N
T im e r + N
+ 1
Timer Mode Timing Chart
Rev. 1.10
19
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
Configuring the Event Counter Mode
start counting until the PA2/TMR pin returns to its original high level. At this point the TON bit will be automatically reset to zero and the timer will stop counting. If the
TE bit is high, the timer will begin counting once a low to
high transition has been received on the PA2/TMR pin
and stop counting when the PA2/TMR pin returns to its
original low level. As before, the TON bit will be automatically reset to zero and the timer will stop counting. It is
important to note that in the Pulse Width Measurement
Mode, the TON bit is automatically reset to zero when
the external control signal on the external timer pin returns to its original level, whereas in the other two
modes the TON bit can only be reset to zero under program control. The residual value in the timer, which can
now be read by the program, therefore represents the
length of the pulse received on pin PA2/TMR. As the
TON bit has now been reset any further transitions on
the PA2/TMR pin will be ignored. Not until the TON bit is
again set high by the program can the timer begin further pulse width measurements. In this way single shot
pulse measurements can be easily made. It should be
noted that in this mode the counter is controlled by logical transitions on the PA2/TMR pin and not by the logic
level.
In this mode, a number of externally changing logic
events, occurring on external pin PA2/TMR, can be recorded by the internal timer. For the timer to operate in
the event counting mode, bits TM1 and TM0 of the
TMRC register must be set to 0 and 1 respectively. The
timer-on bit, TON must be set high to enable the timer to
count. With TE low, the counter will increment each time
the PA2/TMR pin receives a low to high transition. If the
TE bit is high, the counter will increment each time
PA2/TMR receives a high to low transition. As in the
case of the other two modes, when the counter is full
and overflows, the timer will be reset to the value already loaded into the preload register and continue
counting. If the timer interrupt is enabled, an interrupt
signal will also be generated. The timer interrupt can be
disabled by ensuring that the ETI bit in the INTC register
is cleared to zero. To ensure that the external pin
PA2/TMR is configured to operate as an event counter
input pin, two things have to happen. The first is to ensure that the TM0 and TM1 bits place the timer/event
counter in the event counting mode, the second is to ensure that the port control register configures the pin as
an input. In the Event Counting mode, the Timer/Event
Counter will continue to record externally changing logic
events on the timer input pin, even if the microcontroller
is in the Power Down Mode.
As in the case of the other two modes, when the counter
is full and overflows, the timer will be reset to the value
already loaded into the preload register. If the timer interrupt is enabled, an interrupt signal will also be generated. To ensure that the external pin PA2/TMR is
configured to operate as a pulse width measuring input
pin, two things have to happen. The first is to ensure that
the TM0 and TM1 bits place the timer/event counter in
the pulse width measuring mode, the second is to ensure that the port control register configures the pin as
an input.
Configuring the Pulse Width Measurement Mode
In this mode, the width of external pulses applied to the
pin-shared external pin PA2/TMR can be measured. In
the Pulse Width Measurement Mode, the timer clock
source is supplied by the internal clock. For the timer to
operate in this mode, bits TM0 and TM1 must both be
set high. If the TE bit is low, once a high to low transition
has been received on the PA2/TMR pin, the timer will
E x te rn a l E v e n t
In c re m e n t
T im e r C o u n te r
T im e r + 1
T im e r + 2
T im e r + 3
Event Counter Mode Timing Chart
E x te r n a l T im e r
P in In p u t
T O N
( w ith T E = 0 )
fS
Y S
In c re m e n t
T im e r C o u n te r
T im e r
fS
Y S
+ 1
+ 2
+ 3
+ 4
is s a m p le d a t e v e r y fa llin g e d g e o f T 1 .
Pulse Width Measure Mode Timing Chart
Rev. 1.10
20
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
I/O Interfacing
When the Timer/Event Counter is read, or if data is written to the preload register, the clock is inhibited to avoid
errors, however as this may result in a counting error,
this should be taken into account by the programmer.
Care must be taken to ensure that the timers are properly initialised before using them for the first time. The
associated timer interrupt enable bits in the interrupt
control register must be properly set otherwise the internal interrupt associated with the timer will remain inactive. The edge select, timer mode and clock source
control bits in timer control register must also be correctly set to ensure the timer is properly configured for
the required application. It is also important to ensure
that an initial value is first loaded into the timer registers
before the timer is switched on; this is because after
power-on the initial values of the timer registers are unknown. After the timer has been initialised the timer can
be turned on and off by controlling the enable bit in the
timer control register. Note that setting the timer enable
bit high to turn the timer on, should only be executed after the timer mode bits have been properly setup. Setting the timer enable bit high together with a mode bit
modification, may lead to improper timer operation if executed as a single timer control register byte write instruction.
The Timer/Event Counter, when configured to run in the
event counter or pulse width measurement mode, require the use of the external PA2 pin for correct operation. As this pin is a shared pin it must be configured
correctly to ensure it is setup for use as a Timer/Event
Counter input and not as a normal I/O pin. This is implemented by ensuring that the mode select bits in the
Timer/Event Counter control register, select either the
event counter or pulse width measurement mode. Additionally the Port Control Register PAC bit 2 must be set
high to ensure that the pin is setup as an input. Any
pull-high resistor configuration option on this pin will remain valid even if the pin is used as a Timer/Event
Counter input.
Programming Considerations
When configured to run in the timer mode, the internal
system clock is used as the timer clock source and is
therefore synchronised with the overall operation of the
microcontroller. In this mode when the appropriate timer
register is full, the microcontroller will generate an internal interrupt signal directing the program flow to the respective internal interrupt vector. For the pulse width
measurement mode, the internal system clock is also
used as the timer clock source but the timer will only run
when the correct logic condition appears on the external
timer input pin. As this is an external event and not sync h ro n is ed w i t h t h e i n t e r nal t i m e r c l o ck, t h e
microcontroller will only see this external event when the
next timer clock pulse arrives. As a result, there may be
small differences in measured values requiring programmers to take this into account during programming.
The same applies if the timer is configured to be in the
event counting mode, which again is an external event
and not synchronised with the internal system or timer
clock.
Rev. 1.10
When the Timer/Event counter overflows, its corresponding interrupt request flag in the interrupt control
register will be set. If the timer interrupt is enabled this
will in turn generate an interrupt signal. But the timer for
internal clock overflow can¢t wake up the MCU if MCU is
in a Power down condition.
21
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
Timer Program Example
This program example shows how the Timer/Event Counter registers are setup, along with how the interrupts are enabled and managed. Note how the Timer/Event Counter is turned on, by setting bit 4 of the Timer Control Register. The
Timer/Event Counter can be turned off in a similar way by clearing the same bit. This example program sets the
Timer/Event Counter to be in the timer mode, which uses the internal system clock as the clock source.
org 04h
reti
org 08h
; Timer/Event Counter interrupt vector
jmp tmrint
; jump here when Timer overflows
:
org 20h
; main program
;internal Timer/Event Counter interrupt routine
tmrint:
:
; Timer/Event Counter main program placed here
:
reti
:
:
begin:
;setup Timer registers
mov a,09bh
; setup Timer low register
mov tmrl,a;
; load low register first
mov a, 0aah
; setup timer high register
mov tmrh,a
mov a,080h
; setup Timer control register
mov tmrc,a
; timer mode is used
; setup interrupt register
mov a,005h
; enable master interrupt and timer interrupt
mov intc,a
set tmrc.4
; start Timer/Event Counter - note mode bits must be previously setup
Interrupts
new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch
its next instruction from this interrupt vector. The instruction at this vector will usually be a JMP statement which
will jump to another section of program which is known
as the interrupt service routine. Here is located the code
to control the appropriate interrupt. The interrupt service
routine must be terminated with a RETI statement,
which retrieves the original Program Counter address
from the stack and allows the microcontroller to continue
with normal execution at the point where the interrupt
occurred.
Interrupts are an important part of any microcontroller
system. When an internal function such as a
Timer/Event Counter overflow, their corresponding interrupt will enforce a temporary suspension of the main
program allowing the microcontroller to direct attention
to their respective needs. These devices contain several interrupts generated by internal interrupts events
and external interrupt.
Interrupt Register
Overall interrupt control, which means interrupt enabling
and request flag setting, is controlled by a single interrupt control register, which is located in the Data Memory. By controlling the appropriate enable bits in this
register the interrupt can be enabled or disabled. Also
when an interrupt occurs, the request flag will be set by
the microcontroller. The global enable bit if cleared to
zero will disable all interrupts.
Once an interrupt subroutine is serviced, other interrupts will be blocked, as the EMI bit will be cleared automatically. This will prevent any further interrupt nesting
from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be
immediately serviced, the request flag will still be recorded. If an interrupt requires immediate servicing
while the program is already in another interrupt service
routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the
related interrupt is enabled, until the Stack Pointer is
decremented. If immediate service is desired, the stack
must be prevented from becoming full.
Interrupt Operation
A Timer/Event Counter overflow, will generate an interrupt request by setting its corresponding request flag, if
its interrupt enable bit is set. When this happens, the
Program Counter, which stores the address of the next
instruction to be executed, will be transferred onto the
stack. The Program Counter will then be loaded with a
Rev. 1.10
22
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
Timer/Event Counter Interrupt
condition in the interrupt control register until the corresponding interrupt is serviced or until the request flag is
cleared by a software instruction.
For a Timer/Event Counter interrupt to occur, the global
interrupt enable bit, EMI, and its corresponding timer interrupt enable bit, ETI, must first be set. An actual
Timer/Event Counter interrupt will take place when the
Timer/Event Counter request flag, TF, is set, a situation
that will occur when the Timer/Event Counter overflows.
When the interrupt is enabled, the stack is not full and a
Timer/Event Counter overflow occurs, a subroutine call
to the timer interrupt vector at location 08H, will take
place. When the interrupt is serviced, the timer interrupt
request flag, TF, will be automatically reset and the EMI
bit will be automatically cleared to disable other interrupts.
It is recommended that programs do not use the ²CALL
subroutine² instruction within the interrupt subroutine.
Interrupts often occur in an unpredictable manner or
need to be serviced immediately in some applications. If
only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged
once a ²CALL subroutine² is executed in the interrupt
subroutine.
All of these interrupts have the capability of waking up
the processor when in the Power Down Mode.
Only the Program Counter is pushed onto the stack. If
the contents of the accumulator or status register are altered by the interrupt service program, which may corrupt the desired control sequence, then the contents
should be saved in advance.
Programming Considerations
By disabling the interrupt enable bit, the requested interrupt can be prevented from being serviced, however,
once an interrupt request flag is set, it will remain in this
b 7
b 0
E IF
T F
S IF
E E I
E T I
E S II
E M I
IN T C R e g is te r
M a s te r In te r r u p t G lo b a l E n a b le
1 : g lo b a l e n a b le
0 : g lo b a l d is a b le
C o n tr o l S e r ia l in te r fa c e in te r r u p t
1 : e n a b le
0 : d is a b le
T im e r /E v e n t C o u n te r In te r r u p t E n a b le
1 : e n a b le
0 : d is a b le
C o n tro l T h e e x te rn a l In te rru p t
1 : e n a b le
0 : d is a b le
S e r ia l In te r fa c e In te r r u p t R e q u e s t F la g
1 : a c tiv e
0 : in a c tiv e
T im e r /E v e n t C o u n te r In te r r u p t R e q u e s t F la g
1 : a c tiv e
0 : in a c tiv e
E x te r n a l In te r r u p t R e q u it F la g
1 : a c tiv e
0 : in a c tiv e
N o im p le m e n te d , r e a d a s " 0 "
Interrupt Control Register
A u to m a tic a lly D is a b le d b y IS R
C a n b e E n a b le d M a n u a lly
A u to m a tic a lly C le a r e d b y IS R
M a n u a lly S e t o r C le a r e d b y S o ftw a r e
P r io r ity
S e r ia l In te r fa c e In te r r u p t
R e q u e s t F la g S IF
E S II
T im e r /E v e n t C o u n te r O v e r flo w
In te r r u p t R e q u e s t F la g T F
E T 0 I
E x te rn a l In te rru p t
R e q u e s t F la g E IF
E E I
H ig h
In te rru p t
P o llin g
L o w
Interrupt Structure
Rev. 1.10
23
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
Reset and Initialisation
A reset function is a fundamental part of any
microcontroller ensuring that the device can be set to
some predetermined condition irrespective of outside
parameters. The most important reset condition is after
power is first applied to the microcontroller. In this case,
internal circuitry will ensure that the microcontroller, after a short delay, will be in a well defined state and ready
to execute the first program instruction. After this
power-on reset, certain important internal registers will
be set to defined states before the program commences. One of these registers is the Program Counter,
which will be reset to zero forcing the microcontroller to
begin program execution from the lowest Program
Memory address.
inhibited. After the RES line reaches a certain voltage
value, the reset delay time tRSTD is invoked to provide
an extra delay time after which the microcontroller will
begin normal operation. The abbreviation SST in the
figures stands for System Start-up Timer.
V D D
0 .9 V
R E S
tR
S T D
S S T T im e - o u t
In te rn a l R e s e t
Power-On Reset Timing Chart
For most applications a resistor connected between
VDD and the RES pin and a capacitor connected between VSS and the RES pin will provide a suitable external reset circuit. Any wiring connected to the RES
pin should be kept as short as possible to minimise
any stray noise interference.
In addition to the power-on reset, situations may arise
where it is necessary to forcefully apply a reset condition
when the microcontroller is running. One example of this
is where after power has been applied and the
microcontroller is already running, the RES line is forcefully pulled low. In such a case, known as a normal operation reset, some of the microcontroller registers remain
unchanged allowing the microcontroller to proceed with
normal operation after the reset line is allowed to return
high. Another type of reset is when the Watchdog Timer
overflows and resets the microcontroller. All types of reset operations result in different register conditions being setup.
V D D
1 0 0 k W
R E S
0 .1 m F
V S S
Basic Reset Circuit
For applications that operate within an environment
where more noise is present the Enhanced Reset Circuit shown is recommended.
Another reset exists in the form of a Low Voltage Reset,
LVR, where a full reset, similar to the RES reset is implemented in situations where the power supply voltage
falls below a certain threshold.
0 .0 1 m F
V D D
1 0 0 k W
R E S
Reset Functions
1 0 k W
There are five ways in which a microcontroller reset can
occur, through events occurring both internally and externally:
0 .1 m F
V S S
· Power-on Reset
Enhanced Reset Circuit
The most fundamental and unavoidable reset is the
one that occurs after power is first applied to the
microcontroller. As well as ensuring that the Program
Memory begins execution from the first memory address, a power-on reset also ensures that certain
other registers are preset to known conditions. All the
I/O port and port control registers will power up in a
high condition ensuring that all pins will be first set to
inputs.
Although the microcontroller has an internal RC reset
function, if the VDD power supply rise time is not fast
enough or does not stabilise quickly at power-on, the
internal reset function may be incapable of providing
proper reset operation. For this reason it is recommended that an external RC network is connected to
the RES pin, whose additional time delay will ensure
that the RES pin remains low for an extended period
to allow the power supply to stabilise. During this time
delay, normal operation of the microcontroller will be
Rev. 1.10
D D
More information regarding external reset circuits is
located in Application Note HA0075E on the Holtek
website.
· RES Pin Reset
This type of reset occurs when the microcontroller is
already running and the RES pin is forcefully pulled
low by external hardware such as an external switch.
In this case as in the case of other reset, the Program
Counter will reset to zero and program execution initiated from this point.
R E S
0 .4 V
0 .9 V
D D
D D
tR
S T D
S S T T im e - o u t
In te rn a l R e s e t
RES Reset Timing Chart
24
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
· Low Voltage Reset - LVR
Reset Initial Conditions
The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device. The LVR function is selected via a configuration
option. If the supply voltage of the device drops to
within a range of 0.9V~VLVR such as might occur when
changing the battery, the LVR will automatically reset
the device internally. For a valid LVR signal, a low supply voltage, i.e., a voltage in the range between
0.9V~VLVR must exist for a time greater than that specified by tLVR in the A.C. characteristics. If the low supply voltage state does not exceed this value, the LVR
will ignore the low supply voltage and will not perform
a reset function. The actual VLVR value can be selected via configuration options.
The different types of reset described affect the reset
flags in different ways. These flags, known as PDF and
TO are located in the status register and are controlled
by various microcontroller operations, such as the
Power Down function or Watchdog Timer. The reset
flags are shown in the table:
TO PDF
L V R
tR
S T D
S S T T im e - o u t
RESET Conditions
0
0
RES reset during power-on
0
1
RES wake-up HALT
u
u
RES or LVR reset during normal operation
1
u
WDT time-out reset during normal operation
1
1
WDT time-out reset during Power Down
Note: ²u² stands for unchanged
In te rn a l R e s e t
The following table indicates the way in which the various components of the microcontroller are affected after
a power-on reset occurs.
Low Voltage Reset Timing Chart
Item
· Watchdog Time-out Reset during Normal Operation
Condition After RESET
The Watchdog time-out Reset during normal operation is the same as a hardware RES pin reset except
that the Watchdog time-out flag TO will be set to ²1².
Program Counter
Reset to zero
Interrupts
All interrupts will be disabled
W D T T im e - o u t
WDT
Clear after reset, WDT begins
counting
Timer/Event
Counter
Timer Counter will be turned off
tR
S T D
S S T T im e - o u t
In te rn a l R e s e t
Input/Output Ports I/O ports will be setup as inputs
WDT Time-out Reset during Normal Operation
Timing Chart
Stack Pointer
Stack Pointer will point to the top
of the stack
· Watchdog Time-out Reset during Power Down
The Watchdog time-out Reset during Power Down is
a little different from other kinds of reset. Most of the
conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to
²0² and the TO flag will be set to ²1². Refer to the A.C.
Characteristics for tSST details.
W D T T im e - o u t
tS
S T
S S T T im e - o u t
WDT Time-out Reset during Power Down
Timing Chart
Rev. 1.10
25
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable
continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller
is in after a particular reset occurs. The following table describes how each type of reset affects each of the
microcontroller internal registers.
Register
Reset
(Power-on)
WDT time-out
RES Reset
(Normal Operation) (Normal Operation)
RES Reset
(HALT)
WDT Time-out
(HALT)*
PCL
000H
000H
000H
000H
000H
ACC
xxxx xxxx
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
TBLP
xxxx xxxx
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
TBLH
-xxx xxxx
-uuu uuuu
-uuu uuuu
-uuu uuuu
-uuu uuuu
STATUS
--00 xxxx
--1u uuuu
--uu uuuu
--01 uuuu
--11 uuuu
INTC
-000 0000
-000 0000
-000 0000
-000 0000
-uuu uuuu
TMRL
xxxx xxxx
xxxx xxxx
xxxx xxxx
xxxx xxxx
uuuu uuuu
TMRH
xxxx xxxx
xxxx xxxx
xxxx xxxx
xxxx xxxx
uuuu uuuu
TMRC
00-0 1----
00-0 1----
00-0 1----
00-0 1----
uu-u u---
PA
1111 1111
1111 1111
1111 1111
1111 1111
uuuu uuuu
PAC
1111 1111
1111 1111
1111 1111
1111 1111
uuuu uuuu
PB
1111 1111
1111 1111
1111 1111
1111 1111
uuuu uuuu
PBC
1111 1111
1111 1111
1111 1111
1111 1111
uuuu uuuu
PC
1111 1111
1111 1111
1111 1111
1111 1111
uuuu uuuu
PCC
1111 1111
1111 1111
1111 1111
1111 1111
uuuu uuuu
PD **
1111 1111
1111 1111
1111 1111
1111 1111
uuuu uuuu
PDC **
1111 1111
1111 1111
1111 1111
1111 1111
uuuu uuuu
PE **
1111 1111
1111 1111
1111 1111
1111 1111
uuuu uuuu
PEC **
1111 1111
1111 1111
1111 1111
1111 1111
uuuu uuuu
WDTS
---- -111
---- -111
---- -111
---- -111
---- -uuu
MP0
xxxx xxxx
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
MP1
xxxx xxxx
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
CTLR
0100 0x00
0100 0x00
0100 0x00
0100 0x00
uuuu uxuu
PTR
0000 0000
0000 0000
0000 0000
0000 0000
uuuu uuuu
TBHP
----- 0000
----- 0000
----- 0000
----- 0000
0000 uuuu
SPIR
0000 0000
0000 0000
0000 0000
0000 0000
0000 uuuu
SBCR
0110 0000
0110 0000
0110 0000
0110 0000
uuuu uuuu
SBDR
xxxx xxxx
xxxx xxxx
xxxx xxxx
xxxx xxxx
uuuu uuuu
Note:
²**² For the HT82K75R only
²-² not implemented
²u² means ²unchanged²
²x² means ²unknown²
Rev. 1.10
26
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
Oscillator
signer if the power consumption is to be minimised.
The clock source for these devices is provided by an integrated oscillator requiring no external components.
Special attention must be made to the I/O pins on the
device. All high-impedance input pins must be connected to either a fixed high or low level as any floating
input pins could create internal oscillations and result in
increased current consumption. Care must also be
taken with the loads, which are connected to I/O pins,
which are setup as outputs. These should be placed in a
condition in which minimum current is drawn or connected only to external circuits that do not draw current,
such as other CMOS inputs.
This oscillator has one fixed frequencies of 6MHz.
Watchdog Timer Oscillator
The WDT oscillator is a fully self-contained free running
on-chip RC oscillator with a typical period of 71ms at 3V
requiring no external components. When the device enters the Power Down Mode, the system clock will stop
running but the WDT oscillator continues to free-run and
to keep the watchdog active. However, to preserve
power in certain applications the WDT oscillator can be
disabled via a configuration option.
Power Down Mode and Wake-up
If the configuration option has enabled the Watchdog
Timer internal oscillator, then the Watchdog Timer will
continue to run when in the Power Down Mode and will
thus consume some power.
Power Down Mode
Wake-up
All of the Holtek microcontrollers have the ability to enter
a Power Down Mode. When the device enters this
mode, the normal operating current, will be reduced to
an extremely low standby current level. This occurs because when the device enters the Power Down Mode,
the system oscillator is stopped which reduces the
power consumption to extremely low levels, however,
as the device maintains its present internal condition, it
can be woken up at a later stage and continue running,
without requiring a full reset. This feature is extremely
important in application areas where the microcontroller
must have its power supply constantly maintained to
keep the device in a known condition but where the
power supply capacity is limited such as in battery applications.
After the system enters the Power Down Mode, it can be
woken up from one of various sources listed as follows:
· An external reset
· An external falling or rising edge on any of the I/O pins
· A system interrupt
· A WDT overflow (if the contents of the PTR are zeros)
· A PTR overflow occurs (if the contents of the PTR are
not equal to zeros)
If the system is woken up by an external reset, the device will experience a full system reset, however, if the
device is woken up by a WDT overflow, a Watchdog
Timer reset will be initiated. Although both of these
wake-up methods will initiate a reset operation, the actual source of the wake-up can be determined by examining the TO and PDF flags. The PDF flag is cleared by a
system power-up or executing the clear Watchdog
Timer instructions and is set when executing the ²HALT²
instruction. The TO flag is set if a WDT time-out occurs,
and causes a wake-up that only resets the Program
Counter and Stack Pointer, the other flags remain in
their original status. Note that the WDT time-out will not
occur if the contents of the Period Timer Register (PTR)
are not equal to zeros.
Entering the Power Down Mode
There is only one way for the device to enter the Power
Down Mode and that is to execute the ²HALT² instruction in the application program. When this instruction is
executed, the following will occur:
· The system oscillator will stop running and the appli-
cation program will stop at the ²HALT² instruction.
· The Data Memory contents and registers will maintain
their present condition.
Each pin on Port A or any nibble on other ports can be
setup via configuration options to permit a negative or
positive transition on the pin to wake-up the system.
When a port pin wake-up occurs, the program will resume execution at the instruction following the ²HALT²
instruction.
· The WDT will be cleared and resume counting if the
WDT function is enabled.
· The I/O ports will maintain their present condition.
· In the status register, the Power Down flag, will be set
and the Watchdog time-out flag, TO, will be cleared.
If the system is woken up by an interrupt, then two possible situations may occur. The first is where the interrupt
is disabled or the interrupt is enabled but the stack is full,
in which case the program will resume execution at the
instruction following the ²HALT² instruction. In this situation, the interrupt will not be immediately serviced, but
will rather be serviced later when the related interrupt is
Standby Current Considerations
As the main reason for entering the Power Down Mode
is to keep the current consumption of the microcontroller
to as low a value as possible, perhaps only in the order
of several micro-amps, there are other considerations
which must also be taken into account by the circuit de-
Rev. 1.10
27
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
ternal WDT oscillator and its clock period may vary with
VDD, temperature and process variation. The WDT
clock is further divided by an internal 6-stage counter
followed by a 7-stage prescaler to obtain longer WDT
time-out period selected by the WDT prescaler rate selection bits, WS2~WS0, in the associated WDT register
known as WDTS.
finally enabled or when a stack level becomes free. The
other situation is where the related interrupt is enabled
and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is
set to ²1² before entering the Power Down Mode, the
wake-up function of the related interrupt will be disabled.
No matter what the source of the wake-up event is, once
a wake-up situation occurs, a time period equal to 512
system clock periods will be required before normal system operation resumes. However, if the wake-up has
originated due to an interrupt, the actual interrupt subroutine execution will be delayed by additional one or
more cycles. If the wake-up results in the execution of
the next instruction following the ²HALT² instruction, this
will be executed immediately after the 512 system clock
period delay has ended.
There is only one instruction to clear the Watchdog
Timer known as ²CLR WDT². As the instruction ²CLR
WDT² is executed, all contents of the 6-stage counter
and 7-stage prescaler will be clear. It makes the WDT
time-out period more accurate relatively.
Under normal program operation, a WDT time-out will
initialise a device reset and set the status bit TO. However, if the system is in the Power Down Mode, when a
WDT time-out occurs, the TO bit in the status register
will be set and only the Program Counter and Stack
Pointer will be reset. Three methods can be adopted to
clear the contents of the WDT. The first is an external
hardware reset, which means a low level on the RES
pin, the second is using the watchdog software instructions and the third is via a HALT instruction.
Watchdog Timer
The Watchdog Timer is provided to prevent program
malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events
such as electrical noise. It operates by providing a device reset when the WDT counter overflows. The WDT
clock is supplied by its own internal dedicated internal
WDT oscillator. Note that if the WDT configuration option has been disabled, then any instruction relating to
its operation will result in no operation.
Although the WDT overflow is a source to wake up the
MCU from the Power Down Mode, there are some limitations on the conditions at which the WDT overflow occurs. If the WDT function is enabled and the PTR
contents are equal to zeros, the WDT overflow will occur
to wake up the MCU from the Power Down Mode. If the
PTR contents are not equal to zeros, the WDT overflow
will not occur in Power Down Mode even if the WDT
function has been enabled.
The WDT function is selected by a configuration option.
There is also an internal register associated with the
WDT named WDTS to disable the Watchdog Timer
function and select various WDT time-out periods in the
device. The clock source of the WDT comes from the in-
C L R W D T F la g
C L R
W D T O s c illa to r
C L R
6 - b it C o u n te r
7 - b it P r e s c a le r
8 -to -1 M U X
W S 0 ~ W S 2
W D T T im e - o u t
Watchdog Timer
Rev. 1.10
28
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
Bit No.
Func. Name R/W
0
CNT_WK
1
DC_Ctrl
2
2.2 Low
Battery
3
4
5
6
7
R
Description
0: MCU wakeup not by period counter
1: MCU wakeup by period counter overflow (Read only)
This bit is used to decide whether the DC block is in operation
R/W 0: enable DC_DC output (default)
1: disable DC_DC output
R
Flag for 2.2V battery low signal coming from DC/DC block (error ±5%)
0: battery voltage > 2.2 or 2.0V
1: battery voltage £ 2.2 or 2.0 V
Clock_div
00: CLK/1=6MHz (default)
01: CLK/2=3MHz
R/W
10: CLK/4=1.5MHz
11: CLK/4=1.5MHz
LVD_Set
LVD detect voltage select
000: 1.8V
001: 2.0V
R/W
010: 2.2V (default)
011: 2.5V
100: 2.8V
Control Register CTLR
Period Timer Register - PTR
This register is used to define the period of the timer which always counts in the Power Down mode. Once the timer is
reached, the MCU will be woken-up by Period Timer Register overflow. Once the MCU is woken-up by the period timer,
the CNT_WK bit of the wake-up Register is set to ²1².
Bit No.
0~7
Function
Name
Period Timer
R/W
Description
R/W
The Period Timer is the time interval generator with one second as a unit. If
the bits [7:0] are equal to 00H, the MCU will be woken up by one of the
wake-up source mentioned in Wake-up Section except the PTR overflow
event. If the bits [7:0] are not equal to 00H, the MCU will be woken up from
the Power Down mode by the following events except WDT overflow event:
· I/O Port wake-up
· INT wake-up
· Reset
· The Period Timer is reached to the values specified by the PTR.
Period Timer Register - PTR
b 7
b 0
W S 2
W S 1
W S 0
W D T S R e g is te r
W D T p r e s c a le r r a te s e le c
W S 0
W S 1
W S 2
W
0
0
0
1
1
0
0
1
0
1
0
1
1
1
0
1
0
0
1
1
1
0
1
1
0
1
1
1
1
1
1
t
:1
W D T R a te
D T is d is a b le d
:4
:8
:1 6
:3 2
:6 4
:1 2 8
N o t u s e d
Watchdog Timer Register
Rev. 1.10
29
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
DC-to-DC Converter (DC/DC) Section
ting of the configuration option and software control bit
as mentioned above, then the LVR still works even if the
MCU enters into the Power Down Mode. It is recommended that the LVR function is enabled when the MCU
is in the Power Down Mode.
This circuit is used to generate a stable 2.8V or 3.0V or
3.3V (error±5%) power voltage for whole IC and output
to the IRPT. The clock of DC/DC is 140kHz. Also it can
detect the battery voltage. If the battery voltage drops to
2.2V or 2.0V determined by a configuration option (er ror±5%), the DC/DC circuit will output a Low Voltage Detect signal LVD (2.2V/2.0V Low battery flag stored in associated flag bit of the Control Register CTLR.2) to
MCU. Also there is a low voltage reset (LVR) circuit to
check the DC/DC output voltage. When the DC/DC output voltage drops to 2.4V, the MCU will be reset. The
LVR function is controlled by a configuration together
with a software control bit named DC_ctrl in the Control
Register CTLR. To enable the LVR function, the configuration option of LVR function has to be enabled and the
control bit DC_ctrl must be set to 0 to enable the DC/DC
circuit. If the configuration option is selected to disable
the LVR function or the DC_ctrl bit is set to 1 to disable
the DC/DC circuit, then the LVR function will be disabled. If the LVR function is enabled by appropriate set-
Rev. 1.10
When the DC/DC output voltage drops to 2.2V, the
DC/DC can still work properly and is capable of outputting driving current with 100mA typically.
B A T _ IN
D C _ O u t
T e s t_ D C
L X
D C /D C w ith
V o lta g e D e te c to r
2 .4 L V R
1 .8 V /2 .0 V /2 .2 V /2 .5 V /2 .8 V L V D
As the voltage of the Battery-in pin drops to 1.8V, the
DC/DC still has the capability of outputting current with
40mA at least.
The DC/DC output signal 1.8V/2.0V/2.2V/2.5V/2.8V
LVD is connected to the associated flag in Control Register (i.e. bit 2 in CTLR).
Test_DC is the internal test pin of the DC_DC.
30
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
SPI Serial Interface
The SPIR register is used to select SPI mode, clock polarity edge selection and SPI enable or disable selection.
The device includes one SPI Serial Interfaces. The SPI
interface is a full duplex serial data link, originally designed by Motorola, which allows multiple devices connected to the same SPI bus to communicate with each
other. The devices communicate using a master/slave
technique where only the single master device can initiate a data transfer. A simple four line signal bus is used
for all communication.
After Power on, the contents of the SBDR register will
be in an unknown condition while the SBCR register will
default to the condition below:
SPI Interface Communication
SPI_CPOL
SBEN
MLS
0
1
1
0
0
CSEN WCOL
0
0
TRF
0
To enable the bus, the SBEN bit should be set high,
then wait for data to be written to the SBDR (TXRX
buffer) register. For the Master Mode, after data has
been written to the SBDR (TXRX buffer) register then
transmission or reception will start automatically. When
all the data has been transferred, the TRF bit should be
set. For the Slave Mode, when clock pulses are received on SCK, data in the TXRX buffer will be shifted
out or data on SDI will be shifted in.
There are three registers for control of the SPI Interface.
These are the SBCR register which is the control register and the SBDR which is the data register and SPIR
register which is the SPI mode control register. The
SBCR register is used to setup the required setup parameters for the SPI bus and also used to store associated operating flags, while the SBDR register is used for
data storage.
0
M0
SPI Bus Enable/Disable
SPI Registers
Label
M1
Note that data written to the SBDR register will only be
written to the TXRX buffer, whereas data read from the
SBDR register will actual be read from the register.
Four lines are used for each function. These are, SDI Serial Data Input, SDO - Serial Data Output, SCK - Serial Clock and SCS - Slave Select. Note that the condition of the Slave Select line is conditioned by the CSEN
bit in the SBCR control register. If the CSEN bit is high
then the SCS line is active while if the bit is low then the
SCS line will be I/O mode. The accompanying timing diagram depicts the basic timing protocol of the SPI bus.
Bit No.
CKS
To Disable the SPI bus SCK, SDI, SDO, SCS should be
I/O mode.
R/W
Function
R/W
0: clock polarity falling (default falling)
1: clock polarity rising
1
SPI_MODE
R/W
0: SPI output the data in the rising edge(polarity=1) or falling edge (polarity=0);
SPI read data in the in the falling edge(polarity=1) or rising edge (polarity=0);
(default)
1: SPI first output the data immediately after the SPI is enable. And SPI output
the data in the falling edge(polarity=1) or rising edge (polarity=0); SPI read data
in the in the rising edge(polarity=1) or falling edge (polarity=0)
2
SPI_CSEN
R/W
0: SPI_CSEN disable, SCS define as GPIO (default disable)
1: SPI_CSEN Enable , this bit is used to enable/disable software CSEN function
3
SPI_EN
R/W
This bit control the shared PIN (SCS, SDI, SDO and SCK) is SPI or GPIO mode
0: I/O mode (default)
1: SPI mode
Reserved bit
R/W
Always 0
7~4
SPIR Register
Rev. 1.10
31
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
D a ta B u s
S B D R
( R e c e iv e d D a ta R e g is te r )
D 7 D 6 D 5 D 4 D 3 D 2 D 1 D 0
M
S D O
U
X
B u ffe r
S B E N
M L S
M
In te r n a l B a u d R a te C lo c k
S C K
a n d , s ta rt
E N
a n d , s ta rt
C lo c k P o la r ity
U
X
M
S D O
S D I
U
X
T R F
C 0 C 1 C 2
M a s te r o r S la v e
A N D
In te r n a l B u s y F la g
S B E N
a n d , s ta rt
E N
W r ite S B D R
W r ite S B D R
S B E N
W C O L F la g
E n a b le /D is a b le
W r ite S B D R
S C S
M a s te r o r S la v e
S B E N
C S E N
SPI Block Diagram
Note:
WCOL: set by SPI cleared by users
CSEN: enable/disable chip selection function pin
master mode: 1/0 = with/without SCS output function
Slave mode: 1/0 = with/without SCS input control function
SBEN: enable/disable serial bus (0: initialise all status flags)
when SBEN=0, all status flags should be initialised
when SBEN=1, all SPI related function pins should stay at floating state
TRF: 1 = data transmitted or received, 0= data is transmitting or still not received
CPOL: I/O = clock polarity rising/falling edge: For SPIR Register.
If clock polarity set to rising edge (SPI_CPOL=1), serial clock timing follow SCK, otherwise (SPI_CPOL=0)
SCK is the serial clock timing.
Rev. 1.10
32
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
Step 6. Check the WCOL bit, if set high then a
collision error has occurred so return to step5.
If equal to zero then go to the following step.
Step 7. Check the TRF bit or wait for an SPI serial
bus interrupt.
SPI Operation
All communication is carried out using the 4-line interface for both Master or Slave Mode. The timing diagram
shows the basic operation of the bus.
The CSEN bit in the SBCR register controls the SCS
line of the SPI interface. Setting this bit high, will enable
the SPI interface by allowing the SCS line to be active,
which can then be used to control the SPI inteface. If the
CSEN bit is low, the SCS line will be in a floating condition and can therefore not be used for control of the SPI
interface. The SBEN bit in the SBCR register must also
be high which will place the SDI line in a floating condition and the SDO line high. If in the Master Mode the
SCK line will be either high or low depending upon the
clock polarity control bit in SPIR register. If in the Slave
Mode the SCK line will be in a floating condition. If SBEN
is low then the bus will be disabled and SCS, SDI, SDO
and SCK will all be I/O mode.
Step 8. Read data from the SBDR register.
Step 9. Clear TRF.
Step10. Goto step 5.
· Slave Mode:
Step 1. The CKS bit has a don¢t care value in the
slave mode.
Step 2. Setup the M0 and M1 bits to 11 to select the
Slave Mode. The CKS bit is don¢t care.
Step 3. Setup the CSEN bit and setup the
MLS bit to choose if the data is MSB or LSB
first, this must be same as the Master device.
Step 4. Setup the SBEN bit in the SBCR
control register to enable the SPI interface.
Step 5. For write operations: write data to the
SBDR register, which will actually
place the data into the TXRX register, then
wait for the master clock and SCS signal.
After this goto Step 6.
For read operations: the data transferred in
on the SDI line will be stored in the
TXRX buffer until all the data has been
received at which point it will be latched into
the SBDR register.
Step 6. Check the WCOL bit, if set high then a
collision error has occurred so return to step5.
If equal to zero then goto the following step.
Step 7. Check the TRF bit or wait for an SPI serial bus
interrupt.
Step 8. Read data from the SBDR register.
Step 9. Clear TRF
Step10. step 5
In the Master Mode, the Master will always generate the
clock signal. The clock and data transmission will be initiated after data has been written to the SBDR register.
In the Slave Mode, the clock signal will be received from
an external master device for both data transmission or
reception. The following sequences show the order to
be followed for data transfer in both Master and Slave
Mode:
· Master Mode
Step 1. Select the clock source using the CKS bit in
the SBCR control register
Step 2. Setup the M0 and M1 bits in the SBCR control
register to select the Master Mode and the
required Baud rate. Values of 00, 01 or 10 can
be selected.
Step 3. Setup the CSEN bit and setup the
MLS bit to choose if the data is MSB or LSB
first, this must be same as the Slave device.
Step 4. Setup the SBEN bit in the SBCR
control register to enable the SPI interface.
Step 5. For write operations: write the data to the
SBDR register, which will actually
place the data into the TXRX buffer. Then use
the SCK and SCS lines to output the data.
Goto to step 6.For read operations: the data
transferred in on the SDI line will be
stored in the TXRX buffer until all the data has
been received at which point it will be latched
into the SBDR register.
Rev. 1.10
33
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
SPI Configuration Options and Status Control
One option is to enable the operation of the WCOL, write collision bit, in the SBCR register. Some control in SPIR register.
The SPI_CPOL select the clock polarity of the SCK line . The SPI_MODE select SPI data output mode.
SPI include four pins , can share I/O mode status . The status control combine with four bits for SPIR and SBCR register. Include SPI_CSEN , SPI_EN for SPIR register and CSEN ,SBEN for SBCR register.
SPIR(22H)
SBCR(23H)
SPI_EN
SPI_CSEN
0
1
Note:
I/O Status
Note
SBEN
CSEN
SPI
SCS
x
x
x
I/O mode
I/O mode
x
0
x
I/O mode
I/O mode
1
0
1
x
SPI mode
I/O mode
SCS not Floating
1
1
1
0
SPI mode
I/O mode
SCS not Floating
1
1
1
1
SPI mode
SCS mode
The SPI enable, SCS, SDI,
SDO, SCK the internal
Pull-high function is invalid.
X: don¢t care
Error Detection
user application program. The overall function of the
WCOL bit can be disabled or enabled by a configuration
option.
The WCOL bit in the SBCR register is provided to indicate errors during data transfer. The bit is set by the Serial Interface but must be cleared by the application
program. This bit indicates a data collision has occurred
which happens if a write to the SBDR register takes
place during a data transfer operation and will prevent
the write operation from continuing. The bit will be set
high by the Serial Interface but has to be cleared by the
Programming Considerations
When the device is placed into the Power Down Mode
note that data reception and transmission will continue.
The TRF bit is used to generate an interrupt when the
data has been transferred or received.
b 7
C K S
b 0
M 1
M 0
S B E N
M L S
C S E N W C O L T R F
S B C R
R e g is te r
T r a n s m itt/R e c e iv e fla g
0 : N o t c o m p le te
1 : T r a n s m is s io n /r e c e p tio n c o m p le te
W r ite c o llis io n b it
0 : C o llis io n fr e e
1 : C o llis io n d e te c te d
S e le c tio n s ig n a l e n a b le /d is a b le b it
0 : S C S flo a tin g fo r I/O m o d e
1 : E n a b le
M S B /L S B fir s t b it
0 : L S B s h ift fir s t
1 : M S B s h ift fir s t
S e r ia l B u s e n a b le /d is a b le b it
0 : D is a b le
1 : E n a b le
M a s te r /S la
M 1
M 0
0
0
0
1
1
0
1
1
v e /B a u d r a te b its
M a s
M a s
M a s
S la v
te r,
te r,
te r,
e m
b a u d ra te : fS
b a u d ra te : fS
b a u d ra te : fS
o d e
P I
P I/
P I/
4
1 6
C lo c k s o u r c e s e le c t b it
0 : f S P I= f S Y S / 2
1 : f S P I= f S Y S
SPI Interface Control Register
Rev. 1.10
34
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
S P I_ m o d e = 0
S B E N = 1 , C S E N = 0 a n d w r ite d a ta to S B D R
S C S
(S P I_ C S E N = 1 )
(I/O
m o d e )
S B E N = C S E N = 1 a n d w r ite d a ta to S B D R
S C K
(S P I_ C P O L = 1 )
S C K
(S P I_ C P O L = 0 )
S D I
D 7 /D 0
D 6 /D 1
D 5 /D 2
D 4 /D 3
D 3 /D 4
D 2 /D 5
D 1 /D 6
D 0 /D 7
S D O
D 7 /D 0
D 6 /D 1
D 5 /D 2
D 4 /D 3
D 3 /D 4
D 2 /D 5
D 1 /D 6
D 0 /D 7
S P I_ m o d e = 1
S B E N = 1 , C S E N = 0 a n d w r ite d a ta to S B D R
S C S
(S P I_ C S E N = 1 )
(I/O
m o d e )
S B E N = C S E N = 1 a n d w r ite d a ta to S B D R
S C K
(S P I_ C P O L = 1 )
S C K
(S P I_ C P O L = 0 )
S D I
D 7 /D 0
D 6 /D 1
D 5 /D 2
D 4 /D 3
D 3 /D 4
D 2 /D 5
D 1 /D 6
D 0 /D 7
S D O
D 7 /D 0
D 6 /D 1
D 5 /D 2
D 4 /D 3
D 3 /D 4
D 2 /D 5
D 1 /D 6
D 0 /D 7
SPI Bus Timing
Rev. 1.10
35
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
A
S P I T ra n s fe r
W r ite D a ta in to
S B D R
C le a r W C O L
M a s te r
M a s te r o r
S la v e
[M 1 , M 0 ]= 0 0 , 0 1 ,1 0
S e le c t c lo c k [C K S ]
S la v e
Y e s
W C O L = 1 ?
[M 1 , M 0 ]= 1 1
N o
N o
C o n fig u r e
C S E N a n d M L S
T r a n s m is s io n
C o m p le te d ?
(T R F = 1 ? )
Y e s
S B E N = 1
re a d d a ta fro m
S B D R
A
c le a r T R F
T ra n s fe r
F in is h e d ?
N o
Y e s
E N D
SPI Transfer Control Flowchart
Rev. 1.10
36
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
Configuration Options
No.
Options
1
PA0~7 Pull-high by bit: Pull-high or non-pull-high
2
PA wake-up by bit, :Wake-up or non-wake-up
3
PB Pull-high by nibble : Pull-high or non-pull-high
4
PC Pull-high by nibble : Pull-high or non-pull-high
5
SPI_WCOL enable/disable (default)
6
Output slew enable 100ns or 200ns
7
TBHP function (enable /disable)
8
DC_DC output option:2.8V,3.0V,3.3V
9
LVR enable/disable (default disable)
10
WDT clock source : enable, disable for normal mode
11
PB wake-up by bit, Wake-up or non-wake-up
12
PC wake-up by bit, Wake-up or non-wake-up
13
PC output type CMOS/NMOS
14
PB0 output type CMOS/NMOS
15
PD pull-high by nibble: pull-high or non-pull-high (*)
16
PE pull-high by nibble: pull-high or non-pull-high (*)
17
PD wake-up by nibble: wake-up or non-wake-up (*)
18
PE wake-up by nibble: wake-up or non-wake-up (*)
Note: For HT82K75R, there are additional configuration options as the asterisk marks shown.
Rev. 1.10
37
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
Application Circuits
1
2
3
4
5
6
7
8
9
1 0
1 1
1 2
1 3
1 4
P B 4
P B 5
P B 3
P B 6
P B 2
P B 7
P B 1
P A 0
P B 0
P A 1
P C 7
P A 2 /T M R
P C 6
P A 3
P C 5
P A 4
P C 4
P A 5
P C 3
P A 6
P C 2
P A 7
V S S
R E S
V D D
L X
V S S
B A T _ IN
2 8
2 7
2 6
2 5
2 4
2 3
V
2 2
2 1
1 0 0 k W
2 0
1 9
1 8
0 .1 m F
1 7
1 6
V
1 5
1
2
3
1 0 0 k W
4
5
6
0 .1 m F
7
8
9
1 0
1 1
1 2
1 3
1 4
1 5
1 6
1 7
1 8
1 9
2 0
2 1
2 2
2 3
2 4
4 7 m F
V D D
N C
D D
D D
0 .1 m F
H T 8 2 M 7 5 R
V
D D
V S S
N C
R E S
B A T _ IN
P A 0
V S S L X
P A 1
L X
P A 2 /T M R
P B 7
P A 3
P B 6
P A 4
P B 5
P A 5
P B 4
P A 6
P B 3
P A 7
P B 2
P D 0
P B 1
P D 1
P B 0
P D 2
P E 1
P D 3
P E 2
P D 4
P E 3
P D 5
P E 4
P D 6
P E 5
P D 7
P E 6
P B 0
P E 7
P C 7
P C 0
P C 6
P C 1
P C 5
P C 2
P C 4
P C 3
4 8
4 7
4 6
4 5
4 4
V
4 3
1 6 m F
4 2
D D
0 .1 m F
4 1
4 7 m F
4 0
3 9
3 8
3 7
3 6
3 5
3 4
3 3
3 2
3 1
3 0
2 9
2 8
2 7
2 6
2 5
H T 8 2 K 7 5 R
Rev. 1.10
38
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
EEPROM Data Memory
EEPROM Memory Features
· Device Operations:
- Byte Write Operation
- Current Address Read Operation
- Random Address Read Operation
- Sequential Address Read Operation
· 1K capacity organized into 128´8
· Accessible using two I2C lines
· Device address: 0´1010000B followed with a
read/write operation selection bit
EEPROM Memory Overview
An area of EEPROM, which stands for Electrically Erasable Programmable Read Only Memory, is contained
within the device. This type of memory is non-volatile
with data retention even after power is removed and is
useful for storing information such as product identification numbers, calibration values, user data, system
setup data, etc.
Block Diagram
S C L
S D A
I/O
C o n tro l
L o g ic
H V P u m p
X
D
E E P R O M
A rra y
E
M e m o ry
C o n tro l
L o g ic
C
P a g e B u f
Y D E C
A d d re s s
C o u n te r
S e n s e A M P
R /W C o n tro l
V D D P
V S S P
Rev. 1.10
39
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
Pin Assignment
P A 7
P A 6
P A 5
P A 4
P A 3
P A 2 /T M R
P A 1
P A 0
P B 7
P B 6
P B 5
P B 4
P B 3
P B 2
P B 1
P B 0 /S C S
3 2 3 1 3 0 2 9 2 8 2 7 2 6 2 5
1
2
2 4
2 3
3
2 2
H T 8 2 M 7 5 R E
3 2 Q F N -A
4
5
6
2 1
2 0
1 9
1 8
7
8
9 1 0 1 1 1 2 1 3 1 4 1 5 1 6
1 7
R E
L X
V S
B A
V D
V S
V S
N C
S
S L X
T _ IN
D
S
S P
N C
V D D
P C 2
P C 3
P C 4
P C 5
P C 6
P C 7
P
/IN T
/S D I
/S D O
/S C K
N C
1
4 8
V D D
V S S
2
4 7
N C
R E S
3
4 6
B A T _ IN
P A 0
4
4 5
V S S L X
P A 1
5
4 4
L X
P A 2 /T M R
6
4 3
P B 7
P A 3
7
4 2
P B 6
P A 4
8
4 1
P B 5
P A 5
9
4 0
P B 4
P A 6
1 0
3 9
P B 3
P A 7
1 1
3 8
P B 2
P D 0
1 2
3 7
P B 1
P D 1
1 3
3 6
P E 0
P D 2
1 4
3 5
P E 1
P D 3
1 5
3 4
P E 2
P D 4
1 6
3 3
P E 3
P D 5
1 7
3 2
P E 4
P D 6
1 8
3 1
P E 5
P D 7
1 9
3 0
P E 6
P B 0 /S C S
2 0
2 9
P E 7
P C 7 /S C K
2 1
2 8
V S S P
P C 6 /S D O
2 2
2 7
V D D P
P C 5 /S D I
2 3
2 6
P C 2 /IN T
P C 4
2 4
2 5
P C 3
H T 8 2 K 7 5 R E
4 8 S S O P -A
EEPROM Memory Pin Description
Pin Name
Type
Description
VDDP
¾
External Positive power supply for EEPROM Memory
VSSP
¾
External Negative power supply for EEPROM Memory, ground
SDA
I/O
Internal Serial data input/output signal
Internal connected with MCU I/O line.
SCL
I
Serial clock input signal
Internal connected with MCU I/O line.
NC
¾
Note:
Implies that the pin is ²Not Connected² and can therefore not be used.
The pin descriptions for all external pins with the exception of the EEPROM VDDP and VSSP pins are
described in the preceding MCU section.
VDDP and VSSP should be externally connected to the MCU power supply named VDD and VSS respectively.
The SDA and SCL lines here are internal connected to the MCU I/O pins PC0 and PC1 respectively for these
devices.
Rev. 1.10
40
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
Absolute Maximum Ratings
Supply Voltage ..........................VSS-0.3V to VSS+6.0V
Storage Temperature ............................-50°C to 125°C
Input Voltage .............................VSS-0.3V to VCC+0.3V
Operating Temperature...........................-40°C to 85°C
Note: These are stress ratings only. Stresses exceeding the range specified under ²Absolute Maximum Ratings² may
cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed
in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.
D.C. Characteristics
Symbol
Parameter
Ta=-40°C~85°C
Test Conditions
VCC
Conditions
Min.
Typ.
Max.
Unit
ICC1*
Operating Current
3V
Read at 100kHz
¾
¾
1
mA
ICC2*
Operating Current
3V
Write at 100kHz
¾
¾
3
mA
ISTB*
Standby Current
3V
VIN=0 or VCC
¾
¾
3
mA
Note:
²*² The operating current ICC1 and ICC2 listed here are the additional currents consumed when the EEPROM
Memory operates in Read Operation and Write Operation respectively. If the EEPROM is operating, the ICC1
or ICC2 should be added to calculate the relevant operating current of the device for different conditions. To
calculate the standby current for the whole device, the standby current shown above should also be taken into
account.
A.C. Characteristics
Symbol
Ta=-40°C~85°C
Parameter
Remark
Standard Mode*
Min.
Max.
Unit
fSK
SCL Clock Frequency
¾
¾
100
kHz
tHIGH
Clock High Time
¾
4000
¾
ns
tLOW
Clock Low Time
¾
4700
¾
ns
tr
SDA and SCL Rise Time
Note
¾
1000
ns
tf
SDA and SCL Fall Time
Note
¾
300
ns
tHD:STA
START Condition Hold Time
After this period the first clock
pulse is generated
4000
¾
ns
tSU:STA
START Condition Setup Time
Only relevant for repeated START
condition
4000
¾
ns
tHD:DAT
Data Input Hold Time
¾
0
¾
ns
tSU:DAT
Data Input Setup Time
¾
200
¾
ns
tSU:STO
STOP Condition Setup Time
¾
4000
¾
ns
tAA
Output Valid from Clock
¾
¾
3500
ns
tBUF
Bus Free Time
Time in which the bus must be free
before a new transmission can start
4700
¾
ns
tSP
Input Filter Time Constant
(SDA and SCL Pins)
Noise suppression time
¾
100
ns
tWR
Write Cycle Time
¾
5
ms
Note:
¾
These parameters are periodically sampled but not 100% tested
* The standard mode means VCC=2.2V to 3.6V
For relative timing, refer to timing diagrams
Rev. 1.10
41
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
EEPROM Data Memory Functional Description
· Serial clock - SCL
The embedded EEPROM Data Memory is an I2C type
device and therefore operates using a two wire serial
bus. It has a capacity is 1K organized into a structure of
128 8-bit words and contains the information or data important for user.
The SCL line is the EEPROM serial clock input line
which is controlled by the host MCU I/O pin. The host
MCU should configure this I/O pin connected to the
SCL line as output pin. The SCL line is an internal line
and not connected to an output pin. The SCL input
clocks data into the EEPROM on its positive edge and
clocks data out of the EEPROM on its negative edge.
EEPROM Data Memory Internal Connection
In addition to the pins described above there are other
MCU to EEPROM Data Memory interconnecting lines
that are described in the above EEPROM Pin Description table. Note that the SDA and SCL lines are internal
connected to the MCU I/O pins respectively and are not
bonded to external pins.
VDD
VDD
VDD
VDDP
I/O.x
SDA
I/O.y
SCL
MCU
· Clock and data transition
Data transfer may be initiated only when the bus is not
busy. During data transfer, the data line must remain
stable whenever the clock line is high. Changes in the
data line while the clock line is high will be interpreted
as a START or STOP condition.
· Start condition
A high-to-low transition of SDA with SCL high will be
interpreted as a start condition which must precede
any other command - refer to the Start and Stop Definition Timing diagram.
EEPROM
· Stop condition
A low-to-high transition of SDA with SCL high will be
interpreted as a stop condition. After a read sequence
the stop command will place the EEPROM in a
standby power mode - refer to Start and Stop Definition Timing Diagram.
VSSP
VSS
Dual VDD/Single VSS Power Supply
· Acknowledge
All addresses and data words are serially transmitted
to and from the EEPROM in 8-bit words. The
EEPROM sends a zero to acknowledge that it has received each word. This happens during the ninth clock
cycle.
MCU to EEPROM Internal Connection
VDD
VDD
VDD
VDDP
I/O.x
MCU
S D A
EEPROM
I/O.y
VSS
D a ta a llo w e d
to c h a n g e
SDA
SCL
S C L
S ta rt
c o n d itio n
VSSP
N o A C K
s ta te
S to p
c o n d itio n
Start and Stop Definition Timing Diagram
Dual VDD / Dual VSS Power Supply
MCU to EEPROM Internal Connection
Device Addressing
Accessing the EEPROM Data Memory
All EEPROM devices require an 8-bit device address
word following a start condition to enable the EEPROM
for read or write operations. The device address word
consist of a mandatory one, zero sequence for the first
four most significant bits. Refer to the diagram showing
the Device Address. This is common to all the EEPROM
devices. The next three bits are all zero bits.
The two I2C lines are the Serial Clock line, SCL, and the
Serial Data line SDA. The SDA and SCL pins are internal connected to the host MCU I/O pins. Normal I/O control software instructions are used to control the reading
and writing operations on the EEPROM Data Memory.
· Serial data - SDA
The 8th bit of device address is the read/write operation
select bit. A read operation is initiated if this bit is high
and a write operation is initiated if this bit is low.
The SDA line is the bidirectional EEPROM serial data
line which is controlled by the host MCU I/O pin. The
host MCU should configure this I/O pin as input or output dynamically opposite to the data direction of the
EEPROM. The SDA line is an internal line and not
connected to an output pin.
Rev. 1.10
A d d re s s o r
a c k n o w le d g e
v a lid
42
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
· Read operations
If the comparison of the device address is successful
then the EEPROM will output a zero as an ACK bit. If
not, the EEPROM will return to a standby state.
1
0
1
0
0
0
0
The data EEPROM supports three read operations,
namely, current address read, random address read
and sequential read. During read operation execution,
the read/write select bit should be set to 1.
R /W
· Current address read
D e v ic e A d d r e s s
The internal data word address counter maintains the
last address accessed during the last read or write operation, incremented by one. This address stays valid
between operations as long as the EEPROM power is
maintained. The address will roll over during a read
from the last byte of the last memory page to the first
byte of the first page. Once the device address with
the read/write select bit set to one is clocked in and acknowledged by the EEPROM, the current address
data word is serially clocked out. The microcontroller
should respond a No ACK - High - signal and a following stop condition.
Device Operations
· Byte Write
A write operation requires an 8-bit data word address
following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will
again respond with a zero and then clock in the first
8-bit data word. After receiving the 8-bit data word, the
EEPROM will output a zero and the addressing device
must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally-timed write cycle to the non-volatile memory. All
inputs are disabled during this write cycle and
EEPROM will not respond until the write cycle is completed.
· Random read
A random read requires a dummy byte write sequence
to load in the data word address which is then clocked
in and acknowledged by the EEPROM. The
microcontroller must then generate another start condition. The microcontroller now initiates a current address read by sending a device address with the
read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the
data word. The microcontroller should respond with a
No ACK signal - high - followed by a stop condition.
· Acknowledge polling
To maximize bus throughput, one technique is to allow
the master to poll for an acknowledge signal after the
start condition and the control byte for a write command have been sent. If the device is still busy implementing its write cycle, then no ACK will be returned.
The master can send the next read/write command
when the ACK signal has finally been received.
· Sequential read
Sequential reads are initiated by either a current address read or a random address read. After the
microcontroller receives a data word, it responds with
an acknowledgment. As long as the EEPROM receives an acknowledgment, it will continue to increment the data word address and serially clock out
sequential data words. When the memory address
limit is reached, the data word address will roll over
and the sequential read continues. The sequential
read operation is terminated when the microcontroller
responds with a No ACK signal - high - followed by a
stop condition.
S e n d W r ite C o m m a n d
S e n d S to p C o n d itio n
to In itia te W r ite C y c le
S e n d S ta rt
S e n d C o tr o ll B y te
w ith R /W = 0
(A C K = 0 )?
N o
Y e s
N e x t O p e r a tio n
Acknowledge Polling Flow
D e v ic e a d d r e s s
S D A
W o rd a d d re s s
D A T A
S
S ta rt
P
R /W
A C K
A C K
A C K
S to p
Byte Write Timing
Rev. 1.10
43
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
D e v ic e a d d r e s s
S D A
D A T A
S to p
S
P
S ta rt
A C K
N o A C K
Current Read Timing
D e v ic e a d d r e s s
S D A
W o rd a d d re s s
D A T A
D e v ic e a d d r e s s
S
S to p
P
S
A C K
S ta rt
A C K
S ta rt
A C K
N o A C K
Random Read Timing
D e v ic e a d d r e s s
S D A
D A T A n
D A T A n + 1
D A T A n + x
S to p
P
S
A C K
S ta rt
N o A C K
A C K
Sequential Read Timing
Timing Diagrams
tf
tr
tL
S C L
tS
S D A
U
:S
tH
T A
tS
tH
IG H
D
O W
:S
T A
tH
D
:D
A T
tS
:D
U
A T
tS
U
tB
U F
:S
T O
P
tA
S D A
A
V a lid
O U T
V a lid
S C L
S D A
8 th b it
A C K
W o rd n
tW
S to p
C o n d itio n
Note:
R
S ta rt
C o n d itio n
The write cycle time tWR is the time from a valid stop condition of a write sequence to the end of the valid start
condition of sequential command.
Rev. 1.10
44
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
Application Circuits with EEPROM Data Memory
For 32-pin QFN Application Circuit
V
D D
1 0 0 k W
3 2 3 1 3 0 2 9 2 8 2 7 2 6 2 5
P B 7
P B 6
P B 5
P B 4
P B 3
P B 2
P B 1
P B 0 /S C S
2
3
4
5
6
7
8
P A 7
P A 6
P A 5
P A 4
P A 3
P A 2 /T M R
P A 1
P A 0
1
H T 8 2 M 7 5 R E
0 .1 m F
2 4
R E S
L X
V S S L X
B A T _ IN
V D D
V S S
V S S P
N C
2 3
V
2 2
D D
0 .1 m F
2 1
2 0
1 9
1 8
C o n n e c te d to
V S S
1 7
4 7 m F
N C
V D D P
P C 2 /IN T
P C 3
P C 4
P C 5 /S D I
P C 6 /S D O
P C 7 /S C K
9
1 0 1 1 1 2 1 3 1 4 1 5 1 6
C o n n e c te d to
V D D
For 48-pin SSOP Application Circuit
V
1
V D D
N C
D D
2
3
1 0 0 k W
4
5
V S S
N C
R E S
B A T _ IN
P A 0
V S S L X
L X
P A 1
6
0 .1 m F
7
8
9
1 0
1 1
1 2
1 3
1 4
1 5
1 6
1 7
1 8
1 9
2 0
2 1
2 2
2 3
2 4
P A 2 /T M R
P B 7
P A 3
P B 6
P A 4
P B 5
P A 5
P B 4
P A 6
P B 3
P A 7
P B 2
P D 0
P B 1
P D 1
P B 0
P D 2
P E 1
P D 3
P E 2
P D 4
P E 3
P D 5
P E 4
P D 6
P E 5
P D 7
P E 6
P B 0
P E 7
P C 7
V S S P
P C 6
V D D P
P C 5
P C 2
P C 4
P C 3
4 8
4 7
4 6
4 5
4 4
V
4 3
D D
0 .1 m F
4 2
4 1
4 7 m F
4 0
3 9
3 8
3 7
3 6
3 5
3 4
3 3
3 2
3 1
3 0
2 9
2 8
C o n n e c te d to V S S
2 7
C o n n e c te d to V D D
2 6
2 5
H T 8 2 K 7 5 R E
Rev. 1.10
45
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
Instruction Set
subtract instruction mnemonics to enable the necessary
arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for
subtraction. The increment and decrement instructions
INC, INCA, DEC and DECA provide a simple means of
increasing or decreasing by a value of one of the values
in the destination specified.
Introduction
C e n t ra l t o t he s uc c es s f ul oper a t i on o f a n y
microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to
perform certain operations. In the case of Holtek
microcontrollers, a comprehensive and flexible set of
over 60 instructions is provided to enable programmers
to implement their application with the minimum of programming overheads.
Logical and Rotate Operations
For easier understanding of the various instruction
codes, they have been subdivided into several functional groupings.
The standard logical operations such as AND, OR, XOR
and CPL all have their own instruction within the Holtek
microcontroller instruction set. As with the case of most
instructions involving data manipulation, data must pass
through the Accumulator which may involve additional
programming steps. In all logical data operations, the
zero flag may be set if the result of the operation is zero.
Another form of logical data manipulation comes from
the rotate instructions such as RR, RL, RRC and RLC
which provide a simple means of rotating one bit right or
left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for
serial port programming applications where data can be
rotated from an internal register into the Carry bit from
where it can be examined and the necessary serial bit
set high or low. Another application where rotate data
operations are used is to implement multiplication and
division calculations.
Instruction Timing
Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are
required. One instruction cycle is equal to 4 system
clock cycles, therefore in the case of an 8MHz system
oscillator, most instructions would be implemented
within 0.5ms and branch or call instructions would be implemented within 1ms. Although instructions which require one more cycle to implement are generally limited
to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions
which involve manipulation of the Program Counter Low
register or PCL will also take one more cycle to implement. As instructions which change the contents of the
PCL will imply a direct jump to that new address, one
more cycle will be required. Examples of such instructions would be ²CLR PCL² or ²MOV PCL, A². For the
case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then
this will also take one more cycle, if no skip is involved
then only one cycle is required.
Branches and Control Transfer
Program branching takes the form of either jumps to
specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the
sense that in the case of a subroutine call, the program
must return to the instruction immediately when the subroutine has been carried out. This is done by placing a
return instruction RET in the subroutine which will cause
the program to jump back to the address right after the
CALL instruction. In the case of a JMP instruction, the
program simply jumps to the desired location. There is
no requirement to jump back to the original jumping off
point as in the case of the CALL instruction. One special
and extremely useful set of branch instructions are the
conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program
will continue with the next instruction or skip over it and
jump to the following instruction. These instructions are
the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.
Moving and Transferring Data
The transfer of data within the microcontroller program
is one of the most frequently used operations. Making
use of three kinds of MOV instructions, data can be
transferred from registers to the Accumulator and
vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most
important data transfer applications is to receive data
from the input ports and transfer data to the output ports.
Arithmetic Operations
The ability to perform certain arithmetic operations and
data manipulation is a necessary feature of most
microcontroller applications. Within the Holtek
microcontroller instruction set are a range of add and
Rev. 1.10
46
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
Bit Operations
Other Operations
The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek
microcontrollers. This feature is especially useful for
output port bit programming where individual bits or port
pins can be directly set high or low using either the ²SET
[m].i² or ²CLR [m].i² instructions respectively. The feature removes the need for programmers to first read the
8-bit output port, manipulate the input data to ensure
that other bits are not changed and then output the port
with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.
In addition to the above functional instructions, a range
of other instructions also exist such as the ²HALT² instruction for Power-down operations and instructions to
control the operation of the Watchdog Timer for reliable
program operations under extreme electric or electromagnetic environments. For their relevant operations,
refer to the functional related sections.
Instruction Set Summary
The following table depicts a summary of the instruction
set categorised according to function and can be consulted as a basic instruction reference using the following listed conventions.
Table Read Operations
Table conventions:
Data storage is normally implemented by using registers. However, when working with large amounts of
fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an
area of Program Memory to be setup as a table where
data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be
referenced and retrieved from the Program Memory.
Mnemonic
x: Bits immediate data
m: Data Memory address
A: Accumulator
i: 0~7 number of bits
addr: Program memory address
Description
Cycles
Flag Affected
1
1Note
1
1
1Note
1
1
1Note
1
1Note
1Note
Z, C, AC, OV
Z, C, AC, OV
Z, C, AC, OV
Z, C, AC, OV
Z, C, AC, OV
Z, C, AC, OV
Z, C, AC, OV
Z, C, AC, OV
Z, C, AC, OV
Z, C, AC, OV
C
1
1
1
1Note
1Note
1Note
1
1
1
1Note
1
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
1
1Note
1
1Note
Z
Z
Z
Z
Arithmetic
ADD A,[m]
ADDM A,[m]
ADD A,x
ADC A,[m]
ADCM A,[m]
SUB A,x
SUB A,[m]
SUBM A,[m]
SBC A,[m]
SBCM A,[m]
DAA [m]
Add Data Memory to ACC
Add ACC to Data Memory
Add immediate data to ACC
Add Data Memory to ACC with Carry
Add ACC to Data memory with Carry
Subtract immediate data from the ACC
Subtract Data Memory from ACC
Subtract Data Memory from ACC with result in Data Memory
Subtract Data Memory from ACC with Carry
Subtract Data Memory from ACC with Carry, result in Data Memory
Decimal adjust ACC for Addition with result in Data Memory
Logic Operation
AND A,[m]
OR A,[m]
XOR A,[m]
ANDM A,[m]
ORM A,[m]
XORM A,[m]
AND A,x
OR A,x
XOR A,x
CPL [m]
CPLA [m]
Logical AND Data Memory to ACC
Logical OR Data Memory to ACC
Logical XOR Data Memory to ACC
Logical AND ACC to Data Memory
Logical OR ACC to Data Memory
Logical XOR ACC to Data Memory
Logical AND immediate Data to ACC
Logical OR immediate Data to ACC
Logical XOR immediate Data to ACC
Complement Data Memory
Complement Data Memory with result in ACC
Increment & Decrement
INCA [m]
INC [m]
DECA [m]
DEC [m]
Rev. 1.10
Increment Data Memory with result in ACC
Increment Data Memory
Decrement Data Memory with result in ACC
Decrement Data Memory
47
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
Mnemonic
Description
Cycles
Flag Affected
Rotate Data Memory right with result in ACC
Rotate Data Memory right
Rotate Data Memory right through Carry with result in ACC
Rotate Data Memory right through Carry
Rotate Data Memory left with result in ACC
Rotate Data Memory left
Rotate Data Memory left through Carry with result in ACC
Rotate Data Memory left through Carry
1
1Note
1
1Note
1
1Note
1
1Note
None
None
C
C
None
None
C
C
Move Data Memory to ACC
Move ACC to Data Memory
Move immediate data to ACC
1
1Note
1
None
None
None
Clear bit of Data Memory
Set bit of Data Memory
1Note
1Note
None
None
Jump unconditionally
Skip if Data Memory is zero
Skip if Data Memory is zero with data movement to ACC
Skip if bit i of Data Memory is zero
Skip if bit i of Data Memory is not zero
Skip if increment Data Memory is zero
Skip if decrement Data Memory is zero
Skip if increment Data Memory is zero with result in ACC
Skip if decrement Data Memory is zero with result in ACC
Subroutine call
Return from subroutine
Return from subroutine and load immediate data to ACC
Return from interrupt
2
1Note
1note
1Note
1Note
1Note
1Note
1Note
1Note
2
2
2
2
None
None
None
None
None
None
None
None
None
None
None
None
None
2Note
2Note
2Note
None
None
None
1
1Note
1Note
1
1
1
1Note
1
1
None
None
None
TO, PDF
TO, PDF
TO, PDF
None
None
TO, PDF
Rotate
RRA [m]
RR [m]
RRCA [m]
RRC [m]
RLA [m]
RL [m]
RLCA [m]
RLC [m]
Data Move
MOV A,[m]
MOV [m],A
MOV A,x
Bit Operation
CLR [m].i
SET [m].i
Branch
JMP addr
SZ [m]
SZA [m]
SZ [m].i
SNZ [m].i
SIZ [m]
SDZ [m]
SIZA [m]
SDZA [m]
CALL addr
RET
RET A,x
RETI
Table Read
TABRDC [m](4) Read ROM code (locate by TBLP and TBHP) to data memory and TBLH
TABRDC [m](5) Read ROM code (current page) to data memory and TBLH
TABRDL [m]
Read table (last page) to TBLH and Data Memory
Miscellaneous
NOP
CLR [m]
SET [m]
CLR WDT
CLR WDT1
CLR WDT2
SWAP [m]
SWAPA [m]
HALT
Note:
No operation
Clear Data Memory
Set Data Memory
Clear Watchdog Timer
Pre-clear Watchdog Timer
Pre-clear Watchdog Timer
Swap nibbles of Data Memory
Swap nibbles of Data Memory with result in ACC
Enter power down mode
1. For skip instructions, if the result of the comparison involves a skip then two cycles are required,
if no skip takes place only one cycle is required.
2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.
3. For the ²CLR WDT1² and ²CLR WDT2² instructions the TO and PDF flags may be affected by
the execution status. The TO and PDF flags are cleared after both ²CLR WDT1² and
²CLR WDT2² instructions are consecutively executed. Otherwise the TO and PDF flags
remain unchanged.
4. Configuration option ²TBHP option² is enabled
5. Configuration option ²TBHP option² is disabled
Rev. 1.10
48
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
Instruction Definition
ADC A,[m]
Add Data Memory to ACC with Carry
Description
The contents of the specified Data Memory, Accumulator and the carry flag are added. The
result is stored in the Accumulator.
Operation
ACC ¬ ACC + [m] + C
Affected flag(s)
OV, Z, AC, C
ADCM A,[m]
Add ACC to Data Memory with Carry
Description
The contents of the specified Data Memory, Accumulator and the carry flag are added. The
result is stored in the specified Data Memory.
Operation
[m] ¬ ACC + [m] + C
Affected flag(s)
OV, Z, AC, C
ADD A,[m]
Add Data Memory to ACC
Description
The contents of the specified Data Memory and the Accumulator are added. The result is
stored in the Accumulator.
Operation
ACC ¬ ACC + [m]
Affected flag(s)
OV, Z, AC, C
ADD A,x
Add immediate data to ACC
Description
The contents of the Accumulator and the specified immediate data are added. The result is
stored in the Accumulator.
Operation
ACC ¬ ACC + x
Affected flag(s)
OV, Z, AC, C
ADDM A,[m]
Add ACC to Data Memory
Description
The contents of the specified Data Memory and the Accumulator are added. The result is
stored in the specified Data Memory.
Operation
[m] ¬ ACC + [m]
Affected flag(s)
OV, Z, AC, C
AND A,[m]
Logical AND Data Memory to ACC
Description
Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.
Operation
ACC ¬ ACC ²AND² [m]
Affected flag(s)
Z
AND A,x
Logical AND immediate data to ACC
Description
Data in the Accumulator and the specified immediate data perform a bitwise logical AND
operation. The result is stored in the Accumulator.
Operation
ACC ¬ ACC ²AND² x
Affected flag(s)
Z
ANDM A,[m]
Logical AND ACC to Data Memory
Description
Data in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.
Operation
[m] ¬ ACC ²AND² [m]
Affected flag(s)
Z
Rev. 1.10
49
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
CALL addr
Subroutine call
Description
Unconditionally calls a subroutine at the specified address. The Program Counter then increments by 1 to obtain the address of the next instruction which is then pushed onto the
stack. The specified address is then loaded and the program continues execution from this
new address. As this instruction requires an additional operation, it is a two cycle instruction.
Operation
Stack ¬ Program Counter + 1
Program Counter ¬ addr
Affected flag(s)
None
CLR [m]
Clear Data Memory
Description
Each bit of the specified Data Memory is cleared to 0.
Operation
[m] ¬ 00H
Affected flag(s)
None
CLR [m].i
Clear bit of Data Memory
Description
Bit i of the specified Data Memory is cleared to 0.
Operation
[m].i ¬ 0
Affected flag(s)
None
CLR WDT
Clear Watchdog Timer
Description
The TO, PDF flags and the WDT are all cleared.
Operation
WDT cleared
TO ¬ 0
PDF ¬ 0
Affected flag(s)
TO, PDF
CLR WDT1
Pre-clear Watchdog Timer
Description
The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will have no
effect.
Operation
WDT cleared
TO ¬ 0
PDF ¬ 0
Affected flag(s)
TO, PDF
CLR WDT2
Pre-clear Watchdog Timer
Description
The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect. Repetitively executing this instruction without alternately executing CLR WDT1 will have no
effect.
Operation
WDT cleared
TO ¬ 0
PDF ¬ 0
Affected flag(s)
TO, PDF
Rev. 1.10
50
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
CPL [m]
Complement Data Memory
Description
Each bit of the specified Data Memory is logically complemented (1¢s complement). Bits
which previously contained a 1 are changed to 0 and vice versa.
Operation
[m] ¬ [m]
Affected flag(s)
Z
CPLA [m]
Complement Data Memory with result in ACC
Description
Each bit of the specified Data Memory is logically complemented (1¢s complement). Bits
which previously contained a 1 are changed to 0 and vice versa. The complemented result
is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation
ACC ¬ [m]
Affected flag(s)
Z
DAA [m]
Decimal-Adjust ACC for addition with result in Data Memory
Description
Convert the contents of the Accumulator value to a BCD ( Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or
if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble
remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of
6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C
flag may be affected by this instruction which indicates that if the original BCD sum is
greater than 100, it allows multiple precision decimal addition.
Operation
[m] ¬ ACC + 00H or
[m] ¬ ACC + 06H or
[m] ¬ ACC + 60H or
[m] ¬ ACC + 66H
Affected flag(s)
C
DEC [m]
Decrement Data Memory
Description
Data in the specified Data Memory is decremented by 1.
Operation
[m] ¬ [m] - 1
Affected flag(s)
Z
DECA [m]
Decrement Data Memory with result in ACC
Description
Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation
ACC ¬ [m] - 1
Affected flag(s)
Z
HALT
Enter power down mode
Description
This instruction stops the program execution and turns off the system clock. The contents
of the Data Memory and registers are retained. The WDT and prescaler are cleared. The
power down flag PDF is set and the WDT time-out flag TO is cleared.
Operation
TO ¬ 0
PDF ¬ 1
Affected flag(s)
TO, PDF
Rev. 1.10
51
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
INC [m]
Increment Data Memory
Description
Data in the specified Data Memory is incremented by 1.
Operation
[m] ¬ [m] + 1
Affected flag(s)
Z
INCA [m]
Increment Data Memory with result in ACC
Description
Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation
ACC ¬ [m] + 1
Affected flag(s)
Z
JMP addr
Jump unconditionally
Description
The contents of the Program Counter are replaced with the specified address. Program
execution then continues from this new address. As this requires the insertion of a dummy
instruction while the new address is loaded, it is a two cycle instruction.
Operation
Program Counter ¬ addr
Affected flag(s)
None
MOV A,[m]
Move Data Memory to ACC
Description
The contents of the specified Data Memory are copied to the Accumulator.
Operation
ACC ¬ [m]
Affected flag(s)
None
MOV A,x
Move immediate data to ACC
Description
The immediate data specified is loaded into the Accumulator.
Operation
ACC ¬ x
Affected flag(s)
None
MOV [m],A
Move ACC to Data Memory
Description
The contents of the Accumulator are copied to the specified Data Memory.
Operation
[m] ¬ ACC
Affected flag(s)
None
NOP
No operation
Description
No operation is performed. Execution continues with the next instruction.
Operation
No operation
Affected flag(s)
None
OR A,[m]
Logical OR Data Memory to ACC
Description
Data in the Accumulator and the specified Data Memory perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation
ACC ¬ ACC ²OR² [m]
Affected flag(s)
Z
Rev. 1.10
52
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
OR A,x
Logical OR immediate data to ACC
Description
Data in the Accumulator and the specified immediate data perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation
ACC ¬ ACC ²OR² x
Affected flag(s)
Z
ORM A,[m]
Logical OR ACC to Data Memory
Description
Data in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.
Operation
[m] ¬ ACC ²OR² [m]
Affected flag(s)
Z
RET
Return from subroutine
Description
The Program Counter is restored from the stack. Program execution continues at the restored address.
Operation
Program Counter ¬ Stack
Affected flag(s)
None
RET A,x
Return from subroutine and load immediate data to ACC
Description
The Program Counter is restored from the stack and the Accumulator loaded with the
specified immediate data. Program execution continues at the restored address.
Operation
Program Counter ¬ Stack
ACC ¬ x
Affected flag(s)
None
RETI
Return from interrupt
Description
The Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending
when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.
Operation
Program Counter ¬ Stack
EMI ¬ 1
Affected flag(s)
None
RL [m]
Rotate Data Memory left
Description
The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit
0.
Operation
[m].(i+1) ¬ [m].i; (i = 0~6)
[m].0 ¬ [m].7
Affected flag(s)
None
RLA [m]
Rotate Data Memory left with result in ACC
Description
The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit
0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation
ACC.(i+1) ¬ [m].i; (i = 0~6)
ACC.0 ¬ [m].7
Affected flag(s)
None
Rev. 1.10
53
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
RLC [m]
Rotate Data Memory left through Carry
Description
The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7
replaces the Carry bit and the original carry flag is rotated into bit 0.
Operation
[m].(i+1) ¬ [m].i; (i = 0~6)
[m].0 ¬ C
C ¬ [m].7
Affected flag(s)
C
RLCA [m]
Rotate Data Memory left through Carry with result in ACC
Description
Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces
the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in
the Accumulator and the contents of the Data Memory remain unchanged.
Operation
ACC.(i+1) ¬ [m].i; (i = 0~6)
ACC.0 ¬ C
C ¬ [m].7
Affected flag(s)
C
RR [m]
Rotate Data Memory right
Description
The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into
bit 7.
Operation
[m].i ¬ [m].(i+1); (i = 0~6)
[m].7 ¬ [m].0
Affected flag(s)
None
RRA [m]
Rotate Data Memory right with result in ACC
Description
Data in the specified Data Memory and the carry flag are rotated right by 1 bit with bit 0 rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data
Memory remain unchanged.
Operation
ACC.i ¬ [m].(i+1); (i = 0~6)
ACC.7 ¬ [m].0
Affected flag(s)
None
RRC [m]
Rotate Data Memory right through Carry
Description
The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0
replaces the Carry bit and the original carry flag is rotated into bit 7.
Operation
[m].i ¬ [m].(i+1); (i = 0~6)
[m].7 ¬ C
C ¬ [m].0
Affected flag(s)
C
RRCA [m]
Rotate Data Memory right through Carry with result in ACC
Description
Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7. The rotated result is
stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation
ACC.i ¬ [m].(i+1); (i = 0~6)
ACC.7 ¬ C
C ¬ [m].0
Affected flag(s)
C
Rev. 1.10
54
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
SBC A,[m]
Subtract Data Memory from ACC with Carry
Description
The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result
of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or
zero, the C flag will be set to 1.
Operation
ACC ¬ ACC - [m] - C
Affected flag(s)
OV, Z, AC, C
SBCM A,[m]
Subtract Data Memory from ACC with Carry and result in Data Memory
Description
The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is
positive or zero, the C flag will be set to 1.
Operation
[m] ¬ ACC - [m] - C
Affected flag(s)
OV, Z, AC, C
SDZ [m]
Skip if decrement Data Memory is 0
Description
The contents of the specified Data Memory are first decremented by 1. If the result is 0 the
following instruction is skipped. As this requires the insertion of a dummy instruction while
the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program
proceeds with the following instruction.
Operation
[m] ¬ [m] - 1
Skip if [m] = 0
Affected flag(s)
None
SDZA [m]
Skip if decrement Data Memory is zero with result in ACC
Description
The contents of the specified Data Memory are first decremented by 1. If the result is 0, the
following instruction is skipped. The result is stored in the Accumulator but the specified
Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not
0, the program proceeds with the following instruction.
Operation
ACC ¬ [m] - 1
Skip if ACC = 0
Affected flag(s)
None
SET [m]
Set Data Memory
Description
Each bit of the specified Data Memory is set to 1.
Operation
[m] ¬ FFH
Affected flag(s)
None
SET [m].i
Set bit of Data Memory
Description
Bit i of the specified Data Memory is set to 1.
Operation
[m].i ¬ 1
Affected flag(s)
None
Rev. 1.10
55
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
SIZ [m]
Skip if increment Data Memory is 0
Description
The contents of the specified Data Memory are first incremented by 1. If the result is 0, the
following instruction is skipped. As this requires the insertion of a dummy instruction while
the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program
proceeds with the following instruction.
Operation
[m] ¬ [m] + 1
Skip if [m] = 0
Affected flag(s)
None
SIZA [m]
Skip if increment Data Memory is zero with result in ACC
Description
The contents of the specified Data Memory are first incremented by 1. If the result is 0, the
following instruction is skipped. The result is stored in the Accumulator but the specified
Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not
0 the program proceeds with the following instruction.
Operation
ACC ¬ [m] + 1
Skip if ACC = 0
Affected flag(s)
None
SNZ [m].i
Skip if bit i of Data Memory is not 0
Description
If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two
cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation
Skip if [m].i ¹ 0
Affected flag(s)
None
SUB A,[m]
Subtract Data Memory from ACC
Description
The specified Data Memory is subtracted from the contents of the Accumulator. The result
is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will
be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation
ACC ¬ ACC - [m]
Affected flag(s)
OV, Z, AC, C
SUBM A,[m]
Subtract Data Memory from ACC with result in Data Memory
Description
The specified Data Memory is subtracted from the contents of the Accumulator. The result
is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will
be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation
[m] ¬ ACC - [m]
Affected flag(s)
OV, Z, AC, C
SUB A,x
Subtract immediate data from ACC
Description
The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will
be set to 1.
Operation
ACC ¬ ACC - x
Affected flag(s)
OV, Z, AC, C
Rev. 1.10
56
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
SWAP [m]
Swap nibbles of Data Memory
Description
The low-order and high-order nibbles of the specified Data Memory are interchanged.
Operation
[m].3~[m].0 « [m].7 ~ [m].4
Affected flag(s)
None
SWAPA [m]
Swap nibbles of Data Memory with result in ACC
Description
The low-order and high-order nibbles of the specified Data Memory are interchanged. The
result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation
ACC.3 ~ ACC.0 ¬ [m].7 ~ [m].4
ACC.7 ~ ACC.4 ¬ [m].3 ~ [m].0
Affected flag(s)
None
SZ [m]
Skip if Data Memory is 0
Description
If the contents of the specified Data Memory is 0, the following instruction is skipped. As
this requires the insertion of a dummy instruction while the next instruction is fetched, it is a
two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation
Skip if [m] = 0
Affected flag(s)
None
SZA [m]
Skip if Data Memory is 0 with data movement to ACC
Description
The contents of the specified Data Memory are copied to the Accumulator. If the value is
zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the
program proceeds with the following instruction.
Operation
ACC ¬ [m]
Skip if [m] = 0
Affected flag(s)
None
SZ [m].i
Skip if bit i of Data Memory is 0
Description
If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two
cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation
Skip if [m].i = 0
Affected flag(s)
None
Rev. 1.10
57
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
TABRDC [m]
Read table (current page) to TBLH and Data Memory
Description
The low byte of the program code (current page) addressed by the table pointer (TBLP) is
moved to the specified Data Memory and the high byte moved to TBLH.
Operation
[m] ¬ program code (low byte)
TBLH ¬ program code (high byte)
Affected flag(s)
None
TABRDC [m]
Move the ROM code (locate by TBLP and TBHP) to TBLH and data memory (ROM code
TBHP is enabled)
Description
The low byte of ROM code addressed by the table pointers (TBLP and TBHP) is moved to
the specified data memory and the high byte transferred to TBLH directly.
Operation
[m] ¬ program code (low byte)
TBLH ¬ program code (high byte)
Affected flag(s)
None
TABRDL [m]
Read table (last page) to TBLH and Data Memory
Description
The low byte of the program code (last page) addressed by the table pointer (TBLP) is
moved to the specified Data Memory and the high byte moved to TBLH.
Operation
[m] ¬ program code (low byte)
TBLH ¬ program code (high byte)
Affected flag(s)
None
XOR A,[m]
Logical XOR Data Memory to ACC
Description
Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation
ACC ¬ ACC ²XOR² [m]
Affected flag(s)
Z
XORM A,[m]
Logical XOR ACC to Data Memory
Description
Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR operation. The result is stored in the Data Memory.
Operation
[m] ¬ ACC ²XOR² [m]
Affected flag(s)
Z
XOR A,x
Logical XOR immediate data to ACC
Description
Data in the Accumulator and the specified immediate data perform a bitwise logical XOR
operation. The result is stored in the Accumulator.
Operation
ACC ¬ ACC ²XOR² x
Affected flag(s)
Z
Rev. 1.10
58
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
Package Information
20-pin SSOP (150mil) Outline Dimensions
1 1
2 0
A
B
1
1 0
C
C '
G
H
D
E
Symbol
Dimensions in inch
Min.
Nom.
Max.
A
0.228
¾
0.244
B
0.150
¾
0.158
C
0.008
¾
0.012
C¢
0.335
¾
0.347
D
0.049
¾
0.065
E
¾
0.025
¾
F
0.004
¾
0.010
G
0.015
¾
0.050
H
0.007
¾
0.010
a
0°
¾
8°
Symbol
A
Rev. 1.10
a
F
Dimensions in mm
Min.
Nom.
Max.
5.79
¾
6.20
B
3.81
¾
4.01
C
0.20
¾
0.30
C¢
8.51
¾
8.81
D
1.24
¾
1.65
E
¾
0.64
¾
F
0.10
¾
0.25
G
0.38
¾
1.27
H
0.18
¾
0.25
a
0°
¾
8°
59
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
28-pin SSOP (150mil) Outline Dimensions
1 5
2 8
A
B
1 4
1
C
C '
G
H
D
E
Symbol
A
Dimensions in inch
Min.
Nom.
Max.
0.228
¾
0.244
B
0.150
¾
0.157
C
0.008
¾
0.012
C¢
0.386
¾
0.394
D
0.054
¾
0.060
E
¾
0.025
¾
F
0.004
¾
0.010
G
0.022
¾
0.028
H
0.007
¾
0.010
a
0°
¾
8°
Symbol
Rev. 1.10
a
F
Dimensions in mm
Min.
Nom.
Max.
A
5.79
¾
6.20
B
3.81
¾
3.99
C
0.20
¾
0.30
C¢
9.80
¾
10.01
D
1.37
¾
1.52
E
¾
0.64
¾
F
0.10
¾
0.25
G
0.56
¾
0.71
H
0.18
¾
0.25
a
0°
¾
8°
60
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
SAW Type 32-pin (5mm´5mm) QFN Outline Dimensions
D
D 2
2 5
3 2
2 4
b
1
E
E 2
e
1 7
8
1 6
A 1
A 3
L
9
K
A
Symbol
Min.
Nom.
Max.
A
0.028
¾
0.031
A1
0.000
¾
0.002
A3
¾
0.008
¾
b
0.007
¾
0.012
D
¾
0.197
¾
E
¾
0.197
¾
e
¾
0.020
¾
D2
0.049
¾
0.128
E2
0.049
¾
0.128
L
0.012
¾
0.020
K
¾
¾
¾
Symbol
Rev. 1.10
Dimensions in inch
Dimensions in mm
Min.
Nom.
Max.
A
0.70
¾
0.80
A1
0.00
¾
0.05
A3
¾
0.20
¾
b
0.18
¾
0.30
D
¾
5.00
¾
E
¾
5.00
¾
e
¾
0.50
¾
D2
1.25
¾
3.25
E2
1.25
¾
3.25
L
0.30
¾
0.50
K
¾
¾
¾
61
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
48-pin SSOP (300mil) Outline Dimensions
4 8
2 5
A
B
2 4
1
C
C '
G
H
D
E
Symbol
A
F
Dimensions in inch
Min.
Nom.
Max.
0.395
¾
0.420
B
0.291
¾
0.299
C
0.008
¾
0.012
C¢
0.613
¾
0.637
D
0.085
¾
0.099
E
¾
0.025
¾
F
0.004
¾
0.010
G
0.025
¾
0.035
H
0.004
¾
0.012
a
0°
¾
8°
Symbol
Rev. 1.10
a
Dimensions in mm
Min.
Nom.
Max.
A
10.03
¾
10.67
B
7.39
¾
7.59
C
0.20
¾
0.30
C¢
15.57
¾
16.18
D
2.16
¾
2.51
E
¾
0.64
¾
F
0.10
¾
0.25
G
0.64
¾
0.89
H
0.10
¾
0.30
a
0°
¾
8°
62
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
Product Tape and Reel Specifications
Reel Dimensions
D
T 2
A
C
B
T 1
SSOP 20S (150mil)
Symbol
Description
A
Reel Outer Diameter
B
Reel Inner Diameter
C
Spindle Hole Diameter
D
Key Slit Width
T1
Space Between Flange
T2
Reel Thickness
Dimensions in mm
330.0±1.0
100.0±1.5
13.0
+0.5/-0.2
2.0±0.5
16.8
+0.3/-0.2
22.2±0.2
SSOP 28S (150mil)
Symbol
Description
A
Reel Outer Diameter
B
Reel Inner Diameter
C
Spindle Hole Diameter
D
Key Slit Width
T1
Space Between Flange
T2
Reel Thickness
Dimensions in mm
330.0±1.0
100.0±1.5
13.0
+0.5/-0.2
2.0±0.5
16.8
+0.3/-0.2
22.2±0.2
SSOP 48W
Symbol
Description
A
Reel Outer Diameter
B
Reel Inner Diameter
C
Spindle Hole Diameter
D
Key Slit Width
T1
Space Between Flange
T2
Reel Thickness
Rev. 1.10
Dimensions in mm
330.0±1.0
100.0±0.1
13.0
+0.5/-0.2
2.0±0.5
32.2
+0.3/-0.2
38.2±0.2
63
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
Carrier Tape Dimensions
P 0
D
P 1
t
E
F
W
C
D 1
P
B 0
K 0
A 0
R e e l H o le
IC
p a c k a g e p in 1 a n d th e r e e l h o le s
a r e lo c a te d o n th e s a m e s id e .
SSOP 20S (150mil)
Symbol
Description
W
Carrier Tape Width
P
Cavity Pitch
E
Perforation Position
Dimensions in mm
16.0
+0.3/-0.1
8.0±0.1
1.75±0.10
F
Cavity to Perforation (Width Direction)
D
Perforation Diameter
1.5
D1
Cavity Hole Diameter
1.50
P0
Perforation Pitch
4.0±0.1
P1
Cavity to Perforation (Length Direction)
2.0±0.1
A0
Cavity Length
6.5±0.1
B0
Cavity Width
9.0±0.1
K0
Cavity Depth
2.3±0.1
7.5±0.1
+0.1/-0.0
+0.25/-0.00
t
Carrier Tape Thickness
0.30±0.05
C
Cover Tape Width
13.3±0.1
SSOP 28S (150mil)
Symbol
Description
Dimensions in mm
16.0±0.3
W
Carrier Tape Width
P
Cavity Pitch
8.0±0.1
E
Perforation Position
1.75±0.1
F
Cavity to Perforation (Width Direction)
D
Perforation Diameter
1.55
+0.10/-0.00
D1
Cavity Hole Diameter
1.50
+0.25/-0.00
P0
Perforation Pitch
4.0±0.1
P1
Cavity to Perforation (Length Direction)
2.0±0.1
A0
Cavity Length
6.5±0.1
B0
Cavity Width
10.3±0.1
K0
Cavity Depth
7.5±0.1
2.1±0.1
t
Carrier Tape Thickness
0.30±0.05
C
Cover Tape Width
13.3±0.1
Rev. 1.10
64
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
Carrier Tape Dimensions
P 0
D
P 1
t
E
F
W
D 1
C
B 0
K 1
P
K 2
A 0
R e e l H o le ( C ir c le )
IC
p a c k a g e p in 1 a n d th e r e e l h o le s
a r e lo c a te d o n th e s a m e s id e .
R e e l H o le ( E llip s e )
SSOP 48W
Symbol
Description
Dimensions in mm
W
Carrier Tape Width
32.0±0.3
P
Cavity Pitch
16.0±0.1
E
Perforation Position
1.75±0.10
F
Cavity to Perforation (Width Direction)
14.2±0.1
D
Perforation Diameter
D1
Cavity Hole Diameter
2 Min.
P0
Perforation Pitch
4.0±0.1
P1
Cavity to Perforation (Length Direction)
2.0±0.1
A0
Cavity Length
12.0±0.1
B0
Cavity Width
16.2±0.1
K1
Cavity Depth
2.4±0.1
K2
Cavity Depth
3.2±0.1
1.50
+0.25/-0.00
t
Carrier Tape Thickness
0.35±0.05
C
Cover Tape Width
25.5±0.1
Rev. 1.10
65
June 11, 2010
HT82M75R/HT82M75RE
HT82K75R/HT82K75RE
Holtek Semiconductor Inc. (Headquarters)
No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan
Tel: 886-3-563-1999
Fax: 886-3-563-1189
http://www.holtek.com.tw
Holtek Semiconductor Inc. (Taipei Sales Office)
4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan
Tel: 886-2-2655-7070
Fax: 886-2-2655-7373
Fax: 886-2-2655-7383 (International sales hotline)
Holtek Semiconductor Inc. (Shenzhen Sales Office)
5F, Unit A, Productivity Building, No.5 Gaoxin M 2nd Road, Nanshan District, Shenzhen, China 518057
Tel: 86-755-8616-9908, 86-755-8616-9308
Fax: 86-755-8616-9722
Holtek Semiconductor (USA), Inc. (North America Sales Office)
46729 Fremont Blvd., Fremont, CA 94538
Tel: 1-510-252-9880
Fax: 1-510-252-9885
http://www.holtek.com
Copyright Ó 2010 by HOLTEK SEMICONDUCTOR INC.
The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used
solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable
without further modification, nor recommends the use of its products for application that may present a risk to human life
due to malfunction or otherwise. Holtek¢s products are not authorized for use as critical components in life support devices
or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information,
please visit our web site at http://www.holtek.com.tw.
Rev. 1.10
66
June 11, 2010