STMicroelectronics M24128-BWBN6G 256kbit and 128kbit serial i2c bus eeprom with three chip enable line Datasheet

M24128-BW, M24128-BR
M24256-BW, M24256-BR
256Kbit and 128Kbit Serial I²C Bus EEPROM
With Three Chip Enable Lines
FEATURES SUMMARY
■
■
■
■
■
■
■
■
■
■
■
Compatible with I2C Extended Addressing
Two-Wire I2C Serial Interface
Supports 400kHz Protocol
Single Supply Voltage:
– 2.5 to 5.5V for M24128-BW, M24256-BW
– 1.8 to 5.5V for M24128-BR, M24256-BR
Hardware Write Control
BYTE and PAGE WRITE (up to 64 Bytes)
RANDOM and SEQUENTIAL READ Modes
Self-Timed Programming Cycle
Automatic Address Incrementing
Enhanced ESD/Latch-Up Protection
More than 1 Million Erase/Write Cycles
More than 40-Year Data Retention
Table 1. Product List
Reference
Figure 1. Packages
8
1
PDIP8 (BN)
8
Part Number
M24128-BW
1
128 Kbits
M24128-BR
M24256-BW
256 Kbits
SO8 (MN)
150 mil width
M24256-BR
8
1
SO8 (MW)
200 mil width
TSSOP8 (DW)
169 mil width
June 2005
1/25
M24128-BW, M24128-BR, M24256-BW, M24256-BR
TABLE OF CONTENTS
FEATURES SUMMARY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Table 1. Product List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Figure 1. Packages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Figure 2. Logic Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Table 2. Signal Names . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Power On Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Figure 3. DIP, SO and TSSOP Connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
SIGNAL DESCRIPTION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Serial Clock (SCL) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Serial Data (SDA) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Chip Enable (E0, E1, E2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Write Control (WC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Figure 4. Maximum RP Value versus Bus Parasitic Capacitance (C) for an I2C Bus . . . . . . . . . . . 5
Figure 5. I2C Bus Protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Table 3. Device Select Code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Table 4. Most Significant Byte . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Table 5. Least Significant Byte . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
DEVICE OPERATION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Start Condition. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Stop Condition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Acknowledge Bit (ACK) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Data Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Memory Addressing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Table 6. Operating Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Figure 6. Write Mode Sequences with WC=1 (data write inhibited) . . . . . . . . . . . . . . . . . . . . . . . . . 8
Write Operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Byte Write. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Page Write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Figure 7. Write Mode Sequences with WC=0 (data write enabled) . . . . . . . . . . . . . . . . . . . . . . . . . 9
Figure 8. Write Cycle Polling Flowchart using ACK . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Minimizing System Delays by Polling On ACK. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Figure 9. Read Mode Sequences . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Read Operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Random Address Read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Current Address Read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Sequential Read. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Acknowledge in Read Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
INITIAL DELIVERY STATE. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
MAXIMUM RATING. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Table 7. Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
2/25
M24128-BW, M24128-BR, M24256-BW, M24256-BR
DC AND AC PARAMETERS. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Table 8. Operating Conditions (M24128-BW, M24256-BW) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Table 9. Operating Conditions (M24128-BR, M24256-BR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Table 10. AC Measurement Conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Figure 10.AC Measurement I/O Waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Table 11. Input Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Table 12. DC Characteristics (M24128-BW, M24256-BW) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Table 13. DC Characteristics (M24128-BR, M24256-BR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Table 14. AC Characteristics ( M24128-BW, M24256-BW). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Table 15. AC Characteristics (M24128-BR, M24256-BR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Figure 11.AC Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
PACKAGE MECHANICAL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Figure 12.PDIP8 – 8 pin Plastic DIP, 0.25mm lead frame, Package Outline . . . . . . . . . . . . . . . . . 19
Table 16. PDIP8 – 8 pin Plastic DIP, 0.25mm lead frame, Package Mechanical Data . . . . . . . . . . 19
Figure 13.SO8 narrow – 8 lead Plastic Small Outline, 150 mils body width, Package Outline . . . . 20
Table 17. SO8 narrow – 8 lead Plastic Small Outline, 150 mils body width, Package Mechanical Data
20
Figure 14.SO8 wide – 8 lead Plastic Small Outline, 200 mils body width, Package Outline . . . . . . 21
Table 18. SO8 wide – 8 lead Plastic Small Outline, 200 mils body width, Package Mechanical Data
21
Figure 15.TSSOP8 – 8 lead Thin Shrink Small Outline, Package Outline . . . . . . . . . . . . . . . . . . . 22
Table 19. TSSOP8 – 8 lead Thin Shrink Small Outline, Package Mechanical Data . . . . . . . . . . . . 22
PART NUMBERING . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Table 20. Ordering Information Scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
REVISION HISTORY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Table 21. Document Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
3/25
M24128-BW, M24128-BR, M24256-BW, M24256-BR
SUMMARY DESCRIPTION
2
These I C-compatible electrically erasable programmable memory (EEPROM) devices are organized as 32K x 8 bits (M24256-BW and M24256BR) and 16K x 8 bits (M24128-BW and M24128BR).
Figure 2. Logic Diagram
VCC
3
E0-E2
SCL
SDA
M24256-B
M24128-B
WC
VSS
AI02809
Table 2. Signal Names
E0, E1, E2
Chip Enable
SDA
Serial Data
SCL
Serial Clock
WC
Write Control
VCC
Supply Voltage
VSS
Ground
2C
I uses a two-wire serial interface, comprising a
bi-directional data line and a clock line. The devices carry a built-in 4-bit Device Type Identifier code
(1010) in accordance with the I2C bus definition.
The device behaves as a slave in the I2C protocol,
with all memory operations synchronized by the
serial clock. Read and Write operations are initiated by a Start condition, generated by the bus mas-
4/25
ter. The Start condition is followed by a Device
Select Code and Read/Write bit (RW) (as described in Table 3.), terminated by an acknowledge bit.
When writing data to the memory, the device inserts an acknowledge bit during the 9th bit time,
following the bus master’s 8-bit transmission.
When data is read by the bus master, the bus
master acknowledges the receipt of the data byte
in the same way. Data transfers are terminated by
a Stop condition after an Ack for Write, and after a
NoAck for Read.
Power On Reset
In order to prevent inadvertent Write operations
during Power Up, a Power On Reset (POR) circuit
is implemented.
At Power Up, the device will not respond to any instruction until VCC has reached the POR threshold
voltage (this threshold is lower than the VCC minimum operating voltage defined in Table 8. and Table 9.). In the same way, as soon as VCC drops
from the normal operating voltage, below the POR
threshold voltage, all the operations are disabled
and the device will not respond to any instruction.
Prior to selecting and issuing instructions to the
memory, a valid and stable VCC voltage must be
applied. This voltage must remain stable and valid
until the end of the transmission of the instruction
and, for a Write instruction, until the completion of
the internal write cycle (tW).
Figure 3. DIP, SO and TSSOP Connections
M24256-B
M24128-B
E0
E1
E2
VSS
1
2
3
4
8
7
6
5
VCC
WC
SCL
SDA
AI02810B
Note: See PACKAGE MECHANICAL section for package dimensions, and how to identify pin-1.
M24128-BW, M24128-BR, M24256-BW, M24256-BR
SIGNAL DESCRIPTION
Serial Clock (SCL). This input signal is used to
strobe all data in and out of the device. In applications where this signal is used by slave devices to
synchronize the bus to a slower clock, the bus
master must have an open drain output, and a
pull-up resistor must be connected from Serial
Clock (SCL) to VCC. (Figure 4. indicates how the
value of the pull-up resistor can be calculated). In
most applications, though, this method of synchronization is not employed, and so the pull-up resistor is not necessary, provided that the bus master
has a push-pull (rather than open drain) output.
Serial Data (SDA). This bi-directional signal is
used to transfer data in or out of the device. It is an
open drain output that may be wire-OR’ed with
other open drain or open collector signals on the
bus. A pull up resistor must be connected from Serial Data (SDA) to VCC. (Figure 4. indicates how
the value of the pull-up resistor can be calculated).
Chip Enable (E0, E1, E2). These input signals
are used to set the value that is to be looked for on
the three least significant bits (b3, b2, b1) of the 7bit Device Select Code. These inputs must be tied
to VCC or VSS, to establish the Device Select
Code. When not connected (left floating), these inputs are read as Low (0,0,0).
Write Control (WC). This input signal is useful
for protecting the entire contents of the memory
from inadvertent write operations. Write operations are disabled to the entire memory array when
Write Control (WC) is driven High. When unconnected, the signal is internally read as VIL, and
Write operations are allowed.
When Write Control (WC) is driven High, Device
Select and Address bytes are acknowledged,
Data bytes are not acknowledged.
Figure 4. Maximum RP Value versus Bus Parasitic Capacitance (C) for an I2C Bus
VCC
Maximum RP value (kΩ)
20
16
RP
12
RP
SDA
MASTER
8
fc = 100kHz
4
fc = 400kHz
C
SCL
C
0
10
100
1000
C (pF)
AI01665b
5/25
M24128-BW, M24128-BR, M24256-BW, M24256-BR
Figure 5. I2C Bus Protocol
SCL
SDA
SDA
Input
START
Condition
SCL
1
2
SDA
MSB
SDA
Change
STOP
Condition
3
7
8
9
ACK
START
Condition
SCL
1
SDA
MSB
2
3
7
8
9
ACK
STOP
Condition
AI00792B
Table 3. Device Select Code
Device Type Identifier1
Device Select Code
Chip Enable Address2
RW
b7
b6
b5
b4
b3
b2
b1
b0
1
0
1
0
E2
E1
E0
RW
Note: 1. The most significant bit, b7, is sent first.
2. E0, E1 and E2 are compared against the respective external pins on the memory device.
Table 4. Most Significant Byte
b15
6/25
b14
b13
b12
b11
Table 5. Least Significant Byte
b10
b9
b8
b7
b6
b5
b4
b3
b2
b1
b0
M24128-BW, M24128-BR, M24256-BW, M24256-BR
DEVICE OPERATION
The device supports the I2C protocol. This is summarized in Figure 5.. Any device that sends data
on to the bus is defined to be a transmitter, and
any device that reads the data to be a receiver.
The device that controls the data transfer is known
as the bus master, and the other as the slave device. A data transfer can only be initiated by the
bus master, which will also provide the serial clock
for synchronization. The M24xxx-B device is always a slave in all communication.
Start Condition
Start is identified by a falling edge of Serial Data
(SDA) while Serial Clock (SCL) is stable in the
High state. A Start condition must precede any
data transfer command. The device continuously
monitors (except during a Write cycle) Serial Data
(SDA) and Serial Clock (SCL) for a Start condition,
and will not respond unless one is given.
Stop Condition
Stop is identified by a rising edge of Serial Data
(SDA) while Serial Clock (SCL) is stable and driven High. A Stop condition terminates communication between the device and the bus master. A
Read command that is followed by NoAck can be
followed by a Stop condition to force the device
into the Stand-by mode. A Stop condition at the
end of a Write command triggers the internal EEPROM Write cycle.
Acknowledge Bit (ACK)
The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter, whether it be
bus master or slave device, releases Serial Data
(SDA) after sending eight bits of data. During the
9th clock pulse period, the receiver pulls Serial
Data (SDA) Low to acknowledge the receipt of the
eight data bits.
Data Input
During data input, the device samples Serial Data
(SDA) on the rising edge of Serial Clock (SCL).
For correct device operation, Serial Data (SDA)
must be stable during the rising edge of Serial
Clock (SCL), and the Serial Data (SDA) signal
must change only when Serial Clock (SCL) is driven Low.
Memory Addressing
To start communication between the bus master
and the slave device, the bus master must initiate
a Start condition. Following this, the bus master
sends the Device Select Code, shown in Table 3.
(on Serial Data (SDA), most significant bit first).
The Device Select Code consists of a 4-bit Device
Type Identifier, and a 3-bit Chip Enable “Address”
(E2, E1, E0). To address the memory array, the 4bit Device Type Identifier is 1010b.
Up to eight memory devices can be connected on
a single I2C bus. Each one is given a unique 3-bit
code on the Chip Enable (E0, E1, E2) inputs.
When the Device Select Code is received, the device only responds if the Chip Enable Address is
the same as the value on the Chip Enable (E0, E1,
E2) inputs.
The 8th bit is the Read/Write bit (RW). This bit is
set to 1 for Read and 0 for Write operations.
If a match occurs on the Device Select code, the
corresponding device gives an acknowledgment
on Serial Data (SDA) during the 9th bit time. If the
device does not match the Device Select code, it
deselects itself from the bus, and goes into Standby mode.
Table 6. Operating Modes
Mode
Current Address Read
RW bit
WC 1
Bytes
1
X
1
0
X
Random Address Read
Initial Sequence
START, Device Select, RW = 1
START, Device Select, RW = 0, Address
1
1
X
reSTART, Device Select, RW = 1
Sequential Read
1
X
≥1
Byte Write
0
VIL
1
START, Device Select, RW = 0
Page Write
0
VIL
≤ 64
START, Device Select, RW = 0
Similar to Current or Random Address Read
Note: 1. X = VIH or VIL.
7/25
M24128-BW, M24128-BR, M24256-BW, M24256-BR
Figure 6. Write Mode Sequences with WC=1 (data write inhibited)
WC
ACK
BYTE ADDR
ACK
BYTE ADDR
NO ACK
DATA IN
STOP
DEV SEL
START
BYTE WRITE
ACK
R/W
WC
ACK
DEV SEL
START
PAGE WRITE
ACK
BYTE ADDR
ACK
BYTE ADDR
NO ACK
DATA IN 1
DATA IN 2
R/W
WC (cont'd)
NO ACK
DATA IN N
STOP
PAGE WRITE
(cont'd)
NO ACK
AI01120C
Write Operations
Following a Start condition the bus master sends
a Device Select Code with the R/W bit (RW) reset
to 0. The device acknowledges this, as shown in
Figure 7., and waits for two address bytes. The device responds to each address byte with an acknowledge bit, and then waits for the data byte.
Writing to the memory may be inhibited if Write
Control (WC) is driven High. Any Write instruction
with Write Control (WC) driven High (during a period of time from the Start condition until the end of
the two address bytes) will not modify the memory
contents, and the accompanying data bytes are
not acknowledged, as shown in Figure 6..
Each data byte in the memory has a 16-bit (two
byte wide) address. The Most Significant Byte (Table 4.) is sent first, followed by the Least Significant Byte (Table 5.). Bits b15 to b0 form the
address of the byte in memory.
8/25
When the bus master generates a Stop condition
immediately after the Ack bit (in the “10th bit” time
slot), either at the end of a Byte Write or a Page
Write, the internal memory Write cycle is triggered.
A Stop condition at any other time slot does not
trigger the internal Write cycle.
After the Stop condition, the delay tW, and the successful completion of a Write operation, the device’s internal address counter is incremented
automatically, to point to the next byte address after the last one that was modified.
During the internal Write cycle, Serial Data (SDA)
is disabled internally, and the device does not respond to any requests.
Byte Write
After the Device Select code and the address
bytes, the bus master sends one data byte. If the
addressed location is Write-protected, by Write
Control (WC) being driven High, the device replies
M24128-BW, M24128-BR, M24256-BW, M24256-BR
data starts to become overwritten in an implementation dependent way.
The bus master sends from 1 to 64 bytes of data,
each of which is acknowledged by the device if
Write Control (WC) is Low. If Write Control (WC) is
High, the contents of the addressed memory location are not modified, and each data byte is followed by a NoAck. After each byte is transferred,
the internal byte address counter (the 6 least significant address bits only) is incremented. The
transfer is terminated by the bus master generating a Stop condition.
with NoAck, and the location is not modified. If, instead, the addressed location is not Write-protected, the device replies with Ack. The bus master
terminates the transfer by generating a Stop condition, as shown in Figure 7..
Page Write
The Page Write mode allows up to 64 bytes to be
written in a single Write cycle, provided that they
are all located in the same ’row’ in the memory:
that is, the most significant memory address bits,
b15-b6, are the same. If more bytes are sent than
will fit up to the end of the row, a condition known
as ‘roll-over’ occurs. This should be avoided, as
Figure 7. Write Mode Sequences with WC=0 (data write enabled)
WC
ACK
BYTE ADDR
ACK
BYTE ADDR
ACK
DATA IN
STOP
DEV SEL
START
BYTE WRITE
ACK
R/W
WC
ACK
DEV SEL
START
PAGE WRITE
ACK
BYTE ADDR
ACK
BYTE ADDR
ACK
DATA IN 1
DATA IN 2
R/W
WC (cont'd)
ACK
DATA IN N
STOP
PAGE WRITE
(cont'd)
ACK
AI01106C
9/25
M24128-BW, M24128-BR, M24256-BW, M24256-BR
Figure 8. Write Cycle Polling Flowchart using ACK
WRITE Cycle
in Progress
START Condition
DEVICE SELECT
with RW = 0
NO
ACK
Returned
YES
First byte of instruction
with RW = 0 already
decoded by the device
NO
Next
Operation is
Addressing the
Memory
YES
Send Address
and Receive ACK
ReSTART
NO
STOP
YES
DATA for the
WRITE Operation
DEVICE SELECT
with RW = 1
Continue the
WRITE Operation
Continue the
Random READ Operation
Minimizing System Delays by Polling On ACK
During the internal Write cycle, the device disconnects itself from the bus, and writes a copy of the
data from its internal latches to the memory cells.
The maximum Write time (tw) is shown in Table
14. and Table 15., but the typical time is shorter.
To make use of this, a polling sequence can be
used by the bus master.
The sequence, as shown in Figure 8., is:
10/25
START
Condition
–
–
–
AI01847C
Initial condition: a Write cycle is in progress.
Step 1: the bus master issues a Start condition
followed by a Device Select Code (the first
byte of the new instruction).
Step 2: if the device is busy with the internal
Write cycle, no Ack will be returned and the
bus master goes back to Step 1. If the device
has terminated the internal Write cycle, it
responds with an Ack, indicating that the
device is ready to receive the second part of
the instruction (the first byte of this instruction
having been sent during Step 1).
M24128-BW, M24128-BR, M24256-BW, M24256-BR
Figure 9. Read Mode Sequences
ACK
DATA OUT
STOP
START
DEV SEL
NO ACK
R/W
ACK
START
DEV SEL *
ACK
BYTE ADDR
ACK
ACK
DEV SEL *
ACK
R/W
NO ACK
R/W
ACK
BYTE ADDR
ACK
BYTE ADDR
ACK
DEV SEL *
START
START
ACK
R/W
ACK
DATA OUT
DATA OUT N
DATA OUT 1
DEV SEL *
NO ACK
STOP
START
DEV SEL
SEQUENTIAL
RANDOM
READ
BYTE ADDR
R/W
ACK
SEQUENTIAL
CURRENT
READ
ACK
START
RANDOM
ADDRESS
READ
STOP
CURRENT
ADDRESS
READ
ACK
DATA OUT 1
R/W
NO ACK
STOP
DATA OUT N
AI01105C
Note: 1. The seven most significant bits of the Device Select Code of a Random Read (in the 1st and 4th bytes) must be identical.
Read Operations
Read operations are performed independently of
the state of the Write Control (WC) signal.
After the successful completion of a Read operation, the device’s internal address counter is incremented by one, to point to the next byte address.
Random Address Read
A dummy Write is first performed to load the address into this address counter (as shown in Figure 9.) but without sending a Stop condition. Then,
the bus master sends another Start condition, and
repeats the Device Select Code, with the RW bit
set to 1. The device acknowledges this, and out-
puts the contents of the addressed byte. The bus
master must not acknowledge the byte, and terminates the transfer with a Stop condition.
Current Address Read
For the Current Address Read operation, following
a Start condition, the bus master only sends a Device Select Code with the R/W bit set to 1. The device acknowledges this, and outputs the byte
addressed by the internal address counter. The
counter is then incremented. The bus master terminates the transfer with a Stop condition, as
shown in Figure 9., without acknowledging the
byte.
11/25
M24128-BW, M24128-BR, M24256-BW, M24256-BR
Sequential Read
This operation can be used after a Current Address Read or a Random Address Read. The bus
master does acknowledge the data byte output,
and sends additional clock pulses so that the device continues to output the next byte in sequence.
To terminate the stream of bytes, the bus master
must not acknowledge the last byte, and must
generate a Stop condition, as shown in Figure 9..
The output data comes from consecutive addresses, with the internal address counter automatically
incremented after each byte output. After the last
memory address, the address counter ‘rolls-over’,
and the device continues to output data from
memory address 00h.
12/25
Acknowledge in Read Mode
For all Read commands, the device waits, after
each byte read, for an acknowledgment during the
9th bit time. If the bus master does not drive Serial
Data (SDA) Low during this time, the device terminates the data transfer and switches to its Standby mode.
INITIAL DELIVERY STATE
The device is delivered with all the memory array
bits set to 1 (each byte contains FFh).
M24128-BW, M24128-BR, M24256-BW, M24256-BR
MAXIMUM RATING
Stressing the device outside the ratings listed in
Table 7. may cause permanent damage to the device. These are stress ratings only, and operation
of the device at these, or any other conditions outside those indicated in the Operating sections of
this specification, is not implied. Exposure to Absolute Maximum Rating conditions for extended
periods may affect device reliability. Refer also to
the STMicroelectronics SURE Program and other
relevant quality documents.
Table 7. Absolute Maximum Ratings
Symbol
Min.
Max.
Unit
Ambient Operating Temperature
–40
125
°C
TSTG
Storage Temperature
–65
150
°C
TLEAD
Lead Temperature during Soldering
TA
Parameter
See note 1
°C
VIO
Input or Output range
–0.50
6.5
V
VCC
Supply Voltage
–0.50
6.5
V
VESD
Electrostatic Discharge Voltage (Human Body model) 2
–3000
3000
V
Note: 1. Compliant with JEDEC Std J-STD-020C (for small body, Sn-Pb or Pb assembly), the ST ECOPACK® 7191395 specification, and
the European directive on Restrictions on Hazardous Substances (RoHS) 2002/95/EU
2. AEC-Q100-002 (compliant with JEDEC Std JESD22-A114A, C1=100pF, R1=1500Ω, R2=500Ω)
13/25
M24128-BW, M24128-BR, M24256-BW, M24256-BR
DC AND AC PARAMETERS
This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC
and AC Characteristic tables that follow are derived from tests performed under the Measure-
ment Conditions summarized in the relevant
tables. Designers should check that the operating
conditions in their circuit match the measurement
conditions when relying on the quoted parameters.
Table 8. Operating Conditions (M24128-BW, M24256-BW)
Symbol
VCC
TA
Parameter
Min.
Max.
Unit
Supply Voltage
2.5
5.5
V
Ambient Operating Temperature
–40
85
°C
Min.
Max.
Unit
Supply Voltage
1.8
5.5
V
Ambient Operating Temperature
–40
85
°C
Min.
Max.
Unit
Table 9. Operating Conditions (M24128-BR, M24256-BR)
Symbol
VCC
TA
Parameter
Table 10. AC Measurement Conditions
Symbol
CL
Parameter
Load Capacitance
100
Input Rise and Fall Times
50
ns
Input Levels
0.2VCC to 0.8VCC
V
Input and Output Timing Reference Levels
0.3VCC to 0.7VCC
V
Figure 10. AC Measurement I/O Waveform
Input Levels
0.8VCC
0.2VCC
Input and Output
Timing Reference Levels
0.7VCC
0.3VCC
AI00825B
14/25
pF
M24128-BW, M24128-BR, M24256-BW, M24256-BR
Table 11. Input Parameters
Symbol
Parameter1,2
Test Condition
Min.
Max.
Unit
CIN
Input Capacitance (SDA)
8
pF
CIN
Input Capacitance (other pins)
6
pF
ZL
Input Impedance (WC)
ZH
tNS
Pulse width ignored
(Input Filter on SCL and SDA)
VIN < 0.3 VCC
30
kΩ
VIN > 0.7VCC
500
kΩ
Single glitch
100
ns
Note: 1. TA = 25°C, f = 400kHz
2. Sampled only, not 100% tested.
Table 12. DC Characteristics (M24128-BW, M24256-BW)
Symbol
Parameter
ILI
Input Leakage Current
(SCL, SDA)
ILO
Output Leakage Current
ICC
Supply Current
ICC1
Test Condition
(in addition to those in Table 8.)
Min.
Max.
Unit
VIN = VSS or VCC
device in Stand-by mode
±2
µA
VOUT = VSS or VCC, SDA in Hi-Z
±2
µA
VCC =2.5V, fc=400kHz (rise/fall time < 30ns)
1
mA
VCC = 5V, fc=400kHz (rise/fall time < 30ns)
2
mA
VIN = VSS or VCC , VCC = 2.5V
2
µA
VIN = VSS or VCC , VCC = 5V
10
µA
Stand-by Supply Current
VIL
Input Low Voltage (SCL, SDA)
–0.45
0.3VCC
V
VIH
Input High Voltage
(SCL, SDA, WC)
0.7VCC
VCC+1
V
VOL
Output Low Voltage
0.4
V
Max.
Unit
VIN = VSS or VCC
device in Stand-by mode
±2
µA
VOUT = VSS or VCC, SDA in Hi-Z
±2
µA
VCC =1.8V, fc=100kHz (rise/fall time < 30ns)
0.8
mA
VIN = VSS or VCC , VCC = 1.8 V
1
µA
IOL = 2.1 mA, VCC = 2.5 V
Table 13. DC Characteristics (M24128-BR, M24256-BR)
Symbol
Parameter
ILI
Input Leakage Current
(SCL, SDA)
ILO
Output Leakage Current
ICC
Supply Current
ICC1
Stand-by Supply Current
Test Condition
(in addition to those in Table 9.)
Min.
Input Low Voltage (SCL, SDA)
–0.45
0.3 VCC
V
Input Low Voltage
(E2, E1, E0, WC)
–0.45
0.5
V
VIH
Input High Voltage
(E2, E1, E0, SCL, SDA, WC)
0.7VCC
VCC+1
V
VOL
Output Low Voltage
0.2
V
VIL
IOL = 0.7 mA, VCC = 1.8 V
15/25
M24128-BW, M24128-BR, M24256-BW, M24256-BR
Table 14. AC Characteristics ( M24128-BW, M24256-BW)
Test conditions specified in Table 8.
Symbol
Alt.
Parameter
Min.
Max.
Unit
fC
fSCL
Clock Frequency
400
kHz
tCHCL
tHIGH
Clock Pulse Width High
600
ns
tCLCH
tLOW
Clock Pulse Width Low
1300
ns
tCH1CH2
tR
Clock Rise Time
300
ns
tCL1CL2
tF
Clock Fall Time
300
ns
tDH1DH2 2
tR
SDA Rise Time
20
300
ns
tDL1DL2 2
tF
SDA Fall Time
20
300
ns
tDXCX
tSU:DAT
Data In Set Up Time
100
ns
tCLDX
tHD:DAT
Data In Hold Time
0
ns
tCLQX
tDH
Data Out Hold Time
200
ns
tCLQV 3
tAA
Clock Low to Next Data Valid (Access Time)
200
tCHDX 1
tSU:STA
Start Condition Set Up Time
600
ns
tDLCL
tHD:STA
Start Condition Hold Time
600
ns
tCHDH
tSU:STO
Stop Condition Set Up Time
600
ns
tDHDL
tBUF
Time between Stop Condition and Next Start
Condition
1300
ns
tW
tWR
Write Time
900
5
ns
ms
Note: 1. For a reSTART condition, or following a Write cycle.
2. Sampled only, not 100% tested.
3. To avoid spurious START and STOP conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.
16/25
M24128-BW, M24128-BR, M24256-BW, M24256-BR
Table 15. AC Characteristics (M24128-BR, M24256-BR)
Test conditions specified in Table 9.
Symbol
Alt.
Parameter
Min.
Max.
Unit
fC
fSCL
Clock Frequency
400
kHz
tCHCL
tHIGH
Clock Pulse Width High
600
ns
tCLCH
tLOW
Clock Pulse Width Low
1300
ns
tCH1CH2
tR
Clock Rise Time
300
ns
tCL1CL2
tF
Clock Fall Time
300
ns
tDH1DH2 2
tR
SDA Rise Time
20
300
ns
tDL1DL2 2
tF
SDA Fall Time
20
300
ns
tDXCX
tSU:DAT
Data In Set Up Time
100
ns
tCLDX
tHD:DAT
Data In Hold Time
0
ns
tCLQX
tDH
Data Out Hold Time
200
ns
tCLQV 3
tAA
Clock Low to Next Data Valid (Access Time)
200
tCHDX 1
tSU:STA
Start Condition Set Up Time
600
ns
tDLCL
tHD:STA
Start Condition Hold Time
600
ns
tCHDH
tSU:STO
Stop Condition Set Up Time
600
ns
tDHDL
tBUF
Time between Stop Condition and Next Start
Condition
1300
ns
tW
tWR
Write Time
900
10
ns
ms
Note: 1. For a reSTART condition, or following a Write cycle.
2. Sampled only, not 100% tested.
3. To avoid spurious START and STOP conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.
17/25
M24128-BW, M24128-BR, M24256-BW, M24256-BR
Figure 11. AC Waveforms
tCHCL
tCLCH
SCL
tDLCL
SDA In
tCHDX
tCLDX
START
Condition
SDA
Input
SDA tDXCX
Change
tCHDH tDHDL
START
STOP
Condition Condition
SCL
SDA In
tCHDH
tW
STOP
Condition
Write Cycle
tCHDX
START
Condition
SCL
tCLQV
SDA Out
tCLQX
Data Valid
AI00795C
18/25
M24128-BW, M24128-BR, M24256-BW, M24256-BR
PACKAGE MECHANICAL
Figure 12. PDIP8 – 8 pin Plastic DIP, 0.25mm lead frame, Package Outline
E
b2
A2
A1
b
A
L
c
e
eA
eB
D
8
E1
1
PDIP-B
Note: Drawing is not to scale.
Table 16. PDIP8 – 8 pin Plastic DIP, 0.25mm lead frame, Package Mechanical Data
mm
inches
Symb.
Typ.
Min.
A
Max.
Typ.
Min.
5.33
A1
Max.
0.210
0.38
0.015
A2
3.30
2.92
4.95
0.130
0.115
0.195
b
0.46
0.36
0.56
0.018
0.014
0.022
b2
1.52
1.14
1.78
0.060
0.045
0.070
c
0.25
0.20
0.36
0.010
0.008
0.014
D
9.27
9.02
10.16
0.365
0.355
0.400
E
7.87
7.62
8.26
0.310
0.300
0.325
E1
6.35
6.10
7.11
0.250
0.240
0.280
e
2.54
–
–
0.100
–
–
eA
7.62
–
–
0.300
–
–
eB
L
10.92
3.30
2.92
3.81
0.430
0.130
0.115
0.150
19/25
M24128-BW, M24128-BR, M24256-BW, M24256-BR
Figure 13. SO8 narrow – 8 lead Plastic Small Outline, 150 mils body width, Package Outline
h x 45˚
A
C
B
CP
e
D
N
E
H
1
A1
α
L
SO-a
Note: Drawing is not to scale.
Table 17. SO8 narrow – 8 lead Plastic Small Outline, 150 mils body width, Package Mechanical Data
mm
inches
Symb.
Typ.
Min.
Max.
A
1.35
A1
Min.
Max.
1.75
0.053
0.069
0.10
0.25
0.004
0.010
B
0.33
0.51
0.013
0.020
C
0.19
0.25
0.007
0.010
D
4.80
5.00
0.189
0.197
E
3.80
4.00
0.150
0.157
–
–
–
–
H
5.80
6.20
0.228
0.244
h
0.25
0.50
0.010
0.020
L
0.40
0.90
0.016
0.035
α
0°
8°
0°
8°
N
8
e
CP
20/25
1.27
Typ.
0.050
8
0.10
0.004
M24128-BW, M24128-BR, M24256-BW, M24256-BR
Figure 14. SO8 wide – 8 lead Plastic Small Outline, 200 mils body width, Package Outline
A2
A
C
B
CP
e
D
N
E
H
1
A1
α
L
SO-b
Note: Drawing is not to scale.
Table 18. SO8 wide – 8 lead Plastic Small Outline, 200 mils body width, Package Mechanical Data
mm
inches
Symb.
Typ.
Min.
A
Max.
Typ.
Min.
2.03
A1
0.10
A2
0.080
0.25
0.004
1.78
B
0.35
0.45
–
–
D
5.15
E
Max.
0.010
0.070
0.014
0.018
–
–
5.35
0.203
0.211
5.20
5.40
0.205
0.213
–
–
–
–
H
7.70
8.10
0.303
0.319
L
0.50
0.80
0.020
0.031
α
0°
10°
0°
10°
N
8
C
e
CP
0.20
1.27
0.008
0.050
8
0.10
0.004
21/25
M24128-BW, M24128-BR, M24256-BW, M24256-BR
Figure 15. TSSOP8 – 8 lead Thin Shrink Small Outline, Package Outline
D
8
5
c
E1
1
E
4
α
A1
A
L
A2
L1
CP
b
e
TSSOP8AM
Note: Drawing is not to scale.
Table 19. TSSOP8 – 8 lead Thin Shrink Small Outline, Package Mechanical Data
mm
inches
Symbol
Typ.
Min.
A
0.050
0.150
0.800
1.050
b
0.190
c
0.090
A2
Typ.
Min.
1.200
A1
1.000
CP
Max.
0.0472
0.0020
0.0059
0.0315
0.0413
0.300
0.0075
0.0118
0.200
0.0035
0.0079
0.0394
0.100
0.0039
D
3.000
2.900
3.100
0.1181
0.1142
0.1220
e
0.650
–
–
0.0256
–
–
E
6.400
6.200
6.600
0.2520
0.2441
0.2598
E1
4.400
4.300
4.500
0.1732
0.1693
0.1772
L
0.600
0.450
0.750
0.0236
0.0177
0.0295
L1
1.000
0°
8°
α
22/25
Max.
0.0394
0°
8°
M24128-BW, M24128-BR, M24256-BW, M24256-BR
PART NUMBERING
Table 20. Ordering Information Scheme
Example:
M24256
–
B
W MN 6
T
P
Device Type
M24 = I2C serial access EEPROM
Device Function
256 = 256 Kbit (32K x 8)
128 = 128 Kbit (16K x 8)
Operating Voltage
W3 = VCC = 2.5 to 5.5V
R1 = VCC = 1.8 to 5.5V
Package
BN = PDIP8
MN = SO8 (150 mil width)
MW = SO8 (200 mil width)
DW = TSSOP8 (169 mil width)
Device Grade
6 = Industrial temperature range, –40 to 85 °C.
Device tested with standard test flow
Option
blank = Standard Packing
T = Tape and Reel Packing
Plating Technology
blank = Standard SnPb plating
P or G = Lead-Free and RoHS compliant
For a list of available options (speed, package, etc.) or for further information on any aspect of this device,
please contact your nearest ST Sales Office.
23/25
M24128-BW, M24128-BR, M24256-BW, M24256-BR
REVISION HISTORY
Table 21. Document Revision History
Date
Rev.
28-Dec-1999
2.1
TSSOP8 package added
24-Feb-2000
2.2
E2, E1, E0 must be tied to Vcc or Vss
Low Pass Filter Time Constant changed to Glitch Filter
22-Nov-2000
2.3
-V voltage range added
30-Jan-2001
2.4
-V voltage range changed to 2.5V to 3.6V
Lead Soldering Temperature in the Absolute Maximum Ratings table amended
Write Cycle Polling Flow Chart using ACK illustration updated. SO8(wide) package added
References to PSDIP8 changed to PDIP8, and Package Mechanical data updated
01-Jun-2001
2.5
-R voltage range added. Package mechanical data updated for TSSOP8 and TSSOP14
packages according to JEDEC\MO-153
Document promoted from “Preliminary Data” to “Full Data Sheet”
16-Oct-2001
2.6
TSSOP14 package removed
Absolute Max Ratings and DC characteristics updated for M24256-BV
09-Nov-2001
2.7
Specification of Test Condition for Leakage Currents in the DC Characteristics table improved
21-Mar-2002
2.8
1 million Erase/Write cycle endurance for M24256-B and M24256-BW products with process
letter "V"
18-Oct-2002
3.0
Document reformatted. Parameters changed are: 1 million Erase/Write cycle endurance and 5
ms write time for M24128-B and M24128-BW products with process letter "B".
20-Nov-2002
3.1
Superfluous (and incorrectly present) 100kHz AC Characteristics table for M24256-BR
removed.
02-Jun-2003
3.2
Initial delivery state specified. -R and -S ranges are no longer Preliminary Data. Package
mechanical data for unavailable package removed.
22-Oct-2003
4.0
Table of contents, and Pb-free options added. Minor wording changes in Summary
Description, Power-On Reset, Memory Addressing, Write Operations, Read Operations.
VIL(min) improved to -0.45V.
16-Apr-2004
5.0
SO8W package added. Absolute Maximum Ratings for VIO(min) and VCC(min) changed.
Soldering temperature information clarified for RoHS compliant devices.
6.0
M24xxx-B, M24xxx-BV and M24xxx-BS removed from the datasheet.
Product List summary table added.
Power On Reset paragraph updated.
Figure 4., Maximum RP Value versus Bus Parasitic Capacitance (C) for an I2C Bus updated.
ZL and ZH definition changed.
ICC and ICC1 updated in Table 12., DC Characteristics (M24128-BW, M24256-BW).
Device Grade information further clarified to Table 20., Ordering Information Scheme.
13-Jun-2005
24/25
Description of Revision
M24128-BW, M24128-BR, M24256-BW, M24256-BR
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted
by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject
to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not
authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
The ST logo is a registered trademark of STMicroelectronics.
All other names are the property of their respective owners
© 2005 STMicroelectronics - All rights reserved
STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America
www.st.com
25/25