TI LM3642 Lm3642 1.5a synchronous boost led flash driver with high-side current source Datasheet

LM3642
www.ti.com
SNVS891F – SEPTEMBER 2012 – REVISED JANUARY 2014
LM3642 1.5A Synchronous Boost LED Flash Driver with High-Side Current Source
Check for Samples: LM3642
FEATURES
DESCRIPTION
•
•
The LM3642 is a 4MHz fixed-frequency synchronous
boost converter plus 1.5A constant current driver for
a high-current white LED. The high-side current
source allows for grounded cathode LED operation
providing Flash current up to 1.5A. An adaptive
regulation method ensures the current source
remains in regulation and maximizes efficiency.
1
2
•
•
•
•
•
•
•
•
•
1.5A High-Side Current Source for Single LED
> 85% Efficiency in Torch Mode (@ 100 mA)
and Flash Mode (@1A to 1.5A)
Accurate Programmable Flash LED Current
from 93 mA to 1.5A
Accurate Programmable Torch LED Currents
from 48.4 mA to 375 mA and 24 mA to 187 mA
(LM3642LT)
Small Solution Size: < 20 mm2
Soft-Start Operation for Battery Protection
Hardware Strobe Enable
Synchronization Input for RF Power Amplifier
Pulse Events
VIN Flash Monitor Optimization
400 kHz I2C-Compatible Interface
0.5 mm Pitch, 9-Bump DSBGA
The LM3642 is controlled via an I2C-compatible
interface. Features include a hardware flash enable
(STROBE) allowing a logic input to trigger the flash
pulse as well as a TX input which forces the flash
pulse into a low-current Torch Mode, allowing for
synchronization to RF power amplifier events or other
high-current conditions.
The 4MHz switching frequency, over-voltage
protection and adjustable current limit settings allow
the use of tiny, low-profile inductors and (10 µF)
ceramic capacitors. The device is available in a small
9-bump (1.615 mm x 1.665 mm x 0.6 mm) DSBGA
package and operates over the −40°C to +85°C
temperature range.
APPLICATIONS
•
Camera Phone LED Flash
Typical Application Circuit
1 PH
IN
2.5V to 5.5V
SW
OUT
10 PF
10 PF
STROBE
TX/TORCH
SDA
SCL
LED
GND
Flash
LED
1
2
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2012–2014, Texas Instruments Incorporated
LM3642
SNVS891F – SEPTEMBER 2012 – REVISED JANUARY 2014
www.ti.com
Connection Diagram
Top View
A1
A2
A3
B1
B2
B3
C1
C2
C3
Figure 1. 9-Bump 1.615 mm x 1.665 mm x 0.6 mm DSBGA
Package YZR0009EGA
PIN DESCRIPTIONS
Pin
Name
Description
OUT
Step-Up DC/DC Converter Output. Connect a 10 µF ceramic capacitor between this pin and
GND.
A2
SW
Drain Connection for Internal NMOS and Synchronous PMOS Switches.
A3
GND
Ground
B1
LED
High-Side Current Source Output for Flash LED.
B2
STROBE
B3
IN
Input Voltage Connection. Connect IN to the input supply, and bypass to GND with a 10 µF or
larger ceramic capacitor.
C1
TX/TORCH
Configurable Power Amplifier Synchronization Input or Configurable Active High Torch Enable.
Has an internal pulldown resistor of 300 kΩ between TX and GND.
C2
SDA
Serial Data Input/Output.
C3
SCL
Serial Clock Input.
A1
Active High Hardware Flash Enable. Drive STROBE high to turn on Flash pulse. Has an
internal pulldown resistor of 300 kΩ between STROBE and GND.
LED
Anode
Typical Layout
TEMP
COUT
TORCH
OUT
TX
SW
LM3642
SDA
SCL
L
3.2 mm
PWM
CIN
STROBE
GND
IN
5.7 mm
2
Submit Documentation Feedback
Copyright © 2012–2014, Texas Instruments Incorporated
Product Folder Links: LM3642
LM3642
www.ti.com
SNVS891F – SEPTEMBER 2012 – REVISED JANUARY 2014
Table 1. Application Circuit Component List
Component
L
COUT
CIN
LED
Manufacturer
Value
TOKO
1µH
Murata
10 µF
Lumiled
Size (mm)
Current/Voltage Rating
(Resistance)
2 mm x 1.6 mm x 1mm
2.5A
1.6 mm x 0.8 mm x 0.8 mm (0603)
6.3V
Part Number
DFE201610C
GRM188R60J106M
PWF-4
VF = 3.6V, @1.5A
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
BLOCK DIAGRAM
SW
Over Voltage
Comparator
4 MHz
Oscillator
VREF
+
-
IN
80 m:
Input Voltage
Flash Monitor
UVLO
VOVP
OUT
ILED
+
-
+
-
PWM
Control
80 m:
Thermal
Shutdown
+150oC
+
-
LED
Error
Amplifier
+
-
OUT-VHR
Current Sense/
Current Limit
Slope
Compensation
Soft-Start
SDA
2
SCL
I C
Interface
Control
Logic/
Registers
TORCH/TX
STROBE
GND
Submit Documentation Feedback
Copyright © 2012–2014, Texas Instruments Incorporated
Product Folder Links: LM3642
3
LM3642
SNVS891F – SEPTEMBER 2012 – REVISED JANUARY 2014
www.ti.com
ABSOLUTE MAXIMUM RATINGS (1) (2) (3)
−0.3V to 6V
VIN, VSW,VOUT
−0.3V to the lesser of (VIN+0.3V) w/ 6V
max
VSCL, VSDA, VSTROBE, VTX, VLED
Continuous Power Dissipation
(4)
Internally Limited
Junction Temperature (TJ-MAX)
+150°C
−65°C to +150°C
Storage Temperature Range
(5)
Maximum Lead Temperature (Soldering)
ESD Rating - Human Body Model
(1)
(2)
(3)
(4)
(5)
(6)
(6)
2 kV
Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings are conditions under
which operation of the device is specified. Operating Ratings do not imply verified performance limits. For verified performance limits
and associated test conditions, see the Electrical Characteristics table.
All voltages are with respect to the potential at the GND pin.
If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at TJ=+150°C (typ.) and
disengages at TJ = +135°C (typ.). Thermal shutdown is verified by design.
For detailed soldering specifications and information, please refer to Texas Instruments Application Note 1112: DSBGA Wafer Level chip
Scale Package (AN-1112)
The human body model is a 100pF capacitor discharged through 1.5kΩ resistor into each pin. (MIL-STD-883 3015.7).
OPERATING RATINGS (1) (2)
VIN
2.5V to 5.5V
−40°C to +125°C
Junction Temperature (TJ)
Ambient Temperature (TA)
(1)
(2)
(3)
(3)
−40°C to +85°C
Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings are conditions under
which operation of the device is specified. Operating Ratings do not imply verified performance limits. For verified performance limits
and associated test conditions, see the Electrical Characteristics table.
All voltages are with respect to the potential at the GND pin.
In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may
have to be derated. Maximum ambient temperature (TA-MAX) is dependent on the maximum operating junction temperature (TJ-MAX-OP =
+125°C), the maximum power dissipation of the device in the application (PD-MAX), and the junction-to-ambient thermal resistance of the
part/package in the application (θJA), as given by the following equation: TA-MAX = TJ-MAX-OP – (θJA × PD-MAX).
THERMAL PROPERTIES
Thermal Junction-to-Ambient Resistance (θJA)
(1)
60°C/W
(1)
Junction-to-ambient thermal resistance (θJA) is taken from a thermal modeling result, performed under the conditions and guidelines set
forth in the JEDEC standard JESD51-7. The test board is a 4-layer FR-4 board measuring 102 mm x 76 mm x 1.6 mm with a 2x1 array
of thermal vias. The ground plane on the board is 50 mm x 50 mm. Thickness of copper layers are 36 µm/18 µm/18 µm/36 µm (1.5
oz/1oz/1oz/1.5 oz). Ambient temperature in simulation is 22°C, still air. Power dissipation is 1W.
4
Submit Documentation Feedback
Copyright © 2012–2014, Texas Instruments Incorporated
Product Folder Links: LM3642
LM3642
www.ti.com
SNVS891F – SEPTEMBER 2012 – REVISED JANUARY 2014
ELECTRICAL CHARACTERISTICS (1) (2)
Limits in standard typeface are for TA = +25°C. Limits in boldface type apply over the full operating ambient temperature
range (−40°C ≤ TA ≤ +85°C). Unless otherwise specified, VIN = 3.6V.
Symbol
Parameter
Conditions
Min
Typ
Max
Units
1.0A Flash, VOUT = 4V
-6%
1.04
+6%
A
1.5A Flash, VOUT = 4V
-8%
1.5
+8%
A
mA
mA
Current Source Specifications
ILED
Current Source Accuracy
VHR
24mA Torch, VOUT = 4V
(LM3642-LT)
-10%
24
+10
%
48.4 mA Torch, VOUT = 4V
-10%
48.4
+10
%
ILED = 1.5A
Flash
275
+12
%
ILED = 24mA/48.4mA
Torch
150
+15
%
Current Source Regulation Voltage
VOVP
Output Over-Voltage Protection Trip
Point
ON Threshold
-2.8%
5
+2.2
%
OFF Threshold
-2.7%
4.88
+2.3
%
mV
V
Step-Up DC/DC Converter Specifications
RPMOS
PMOS Switch On-Resistance
IPMOS = 1A
120
RNMOS
NMOS Switch On-Resistance
INMOS = 1A
90
ICL
Input Current Limit
VIVFM
Input Voltage Flash Monitor Trip
Threshold
UVLO
Under Voltage Threhold
fSW
Switching Frequency
IQ
Quiescent Supply Current
Device Not Switching Pass Mode
0.75
ISB
Standby Supply Current
Device Disabled 2.5 ≤ VIN ≤ 5.5V
1.6
tTX
Flash-to-Torch LED Current Settling
Time
TX Low to High, ILED = 1.5A to 24mA/48.4 mA
Falling VIN
mΩ
-17%
1.6
15%
-17%
1.88
15%
-3.2%
2.9
+3.2
%
-4%
2.8
+4%
V
-9%
4
+9%
MHz
A
V
mA
4
µA
4
µs
STROBE, TX Voltage Specifications
VIL
Input Logic Low
2.5 ≤ VIN ≤ 5.5V
0
0.4
VIH
Input Logic High
2.5 ≤ VIN ≤ 5.5V
1.2
VIN
V
I2C-Compatible Interface Specifications (SCL, SDA)
VIL
Input Logic Low
2.5 ≤ VIN ≤ 5.5V
0
0.4
VIH
Input Logic High
2.5 ≤ VIN ≤ 4.2V
1.2
VIN
VOL
Output Logic Low
ILOAD = 3mA
t1
SCL Clock Frequency
2.4
t2
Data In Setup Time to SCL High
100
t3
Data Out Stable After SCL Low
0
t4
SDA Low Setup Time to SCL Low
(Start)
100
t5
SDA High Hold Time After SCL High
(Stop)
100
(1)
(2)
400
V
mV
µs
ns
All voltages are with respect to the potential at the GND pin.
Min and Max limits are specified by design, test, or statistical analysis. Typical (Typ.) numbers are not verified, but do represent the
most likely norm. Unless otherwise specified, conditions for typical specifications are: VIN = 3.6V and TA = +25°C.
Submit Documentation Feedback
Copyright © 2012–2014, Texas Instruments Incorporated
Product Folder Links: LM3642
5
LM3642
SNVS891F – SEPTEMBER 2012 – REVISED JANUARY 2014
www.ti.com
t1
SCL
t5
t4
SDA_IN
t2
SDA_OUT
t3
Figure 2. I2C-Compatible Interface Specifications
6
Submit Documentation Feedback
Copyright © 2012–2014, Texas Instruments Incorporated
Product Folder Links: LM3642
LM3642
www.ti.com
SNVS891F – SEPTEMBER 2012 – REVISED JANUARY 2014
TYPICAL PERFORMANCE CHARACTERISTICS
Flash LED Current vs. VIN
VLED = 3.8V, ILED = 1.5A
100
1.50
90
1.45
80
1.40
LED CURRENT (A)
LED EFFICIENCY (%)
Flash LED Efficiency vs. VIN
VLED = 3.8V, ILED = 1.5A
70
60
50
40
30
+25°C
+85°C
-40°C
1.35
1.30
1.25
1.20
1.15
1.10
20
1.05
10
3.5
3.8
4.0
4.3
4.5
VIN (V)
4.8
1.00
2.5 2.7 2.9 3.1 3.2 3.4 3.6 3.7 3.9 4.1 4.2
VIN (V)
5.0
Figure 3.
Figure 4.
Torch LED Efficiency vs. VIN
VLED = 3.7V, ILED = 375mA
Torch LED Current vs. VIN
VLED = 3.7V, ILED = 375mA
0.400
100
0.393
0.386
LED CUURENT (A)
LED EFFICIENCY (%)
90
80
70
60
50
40
+25°C
+85°C
-40°C
0.379
0.372
0.365
0.358
0.351
0.344
0.337
30
2.8 3.0 3.1 3.3 3.4 3.5 3.7 3.8 4.0 4.1 4.2
VIN (V)
+25°C
+85°C
-40°C
0.330
2.8 3.0 3.2 3.4 3.5 3.7 3.9 4.0 4.2 4.4 4.5
VIN(V)
Figure 5.
Figure 6.
High Codes Flash LED Current vs. VIN
VLED = 3.8V, Temp = 25oC
Flash Headroom Voltage vs. VIN
VLED = 3.8V, ILED = 1A
0.40
1.60
0.38
1.5A
HEADROOM VOLTAGE (V)
1.54
1.48
LED CURRENT (A)
+25°C
+85°C
- 40°C
1.42
1.36
1.4A
1.31A
1.30
1.24
1.22A
1.18
1.12
1.06
0.35
0.33
0.30
0.28
0.25
0.23
0.20
0.18
1.1125A
1.00
2.8 3.1 3.4 3.7 3.9 4.2 4.5 4.7 5.0 5.3 5.5
VIN (V)
Figure 7.
+25°C
+85°C
-40°C
0.15
2.8 3.0 3.1 3.3 3.4 3.5 3.7 3.8 4.0 4.1 4.2
VIN (V)
Figure 8.
Submit Documentation Feedback
Copyright © 2012–2014, Texas Instruments Incorporated
Product Folder Links: LM3642
7
LM3642
SNVS891F – SEPTEMBER 2012 – REVISED JANUARY 2014
www.ti.com
TYPICAL PERFORMANCE CHARACTERISTICS (continued)
Torch Headroom Voltage vs. VIN
VLED = 3.7V, ILED = 375mA
Output Voltage vs. VIN
VLED = 3.8V
5.30
5.27
0.18
5.24
OUTPUT VOLTAGE (V)
0.19
0.17
0.16
0.15
0.15
0.13
0.12
5.15
5.12
5.09
+25°C
+85°C
-40°C
5.06
5.03
5.00
2.7 3.0 3.3 3.6 3.9 4.1 4.4 4.7 5.0 5.3 5.5
VIN (V)
Figure 9.
Figure 10.
Peak Input Current Limit vs. VIN
VLED = 3.8V, IIN Setting = 1.9A
Peak Input Current Limit vs. VIN
VLED = 3.8V, Iin setting = 1.7A
2.25
1.80
2.20
1.79
2.15
2.10
2.05
2.00
1.95
1.90
1.85
+25°C
+85°C
- 40°C
1.76
1.74
1.73
1.72
1.71
+25°C
+85°C
- 40°C
2.6 2.8 3.0 3.1 3.3 3.4 3.6 3.8 3.9 4.1 4.2
VIN (V)
Figure 11.
Figure 12.
Average Input Current Limit vs. VIN
VLED = 3.8V, Iin setting = 1.9A
Switching Frequency vs. VIN
VLED = 3.8V
2.00
SWITCHING FREQUENCY (MHZ)
4.10
1.95
1.90
1.85
1.80
1.75
1.70
1.65
1.55
1.77
1.68
2.6 2.8 3.0 3.1 3.3 3.4 3.6 3.8 3.9 4.1 4.2
VIN (V)
1.60
1.78
1.70
1.75
AVERAGE INPUT CURRENT (A)
5.18
0.10
2.5 2.7 2.9 3.1 3.2 3.4 3.6 3.7 3.9 4.1 4.2
VIN (V)
1.80
+25°C
+85°C
-40°C
1.50
2.8 3.0 3.1 3.3 3.4 3.5 3.7 3.8 4.0 4.1 4.2
VIN (V)
Figure 13.
8
5.21
0.11
PEAK INPUT CURRENT (A)
PEAK INPUT CURRENT (A)
HEADROOM VOLTAGE (V)
0.20
4.09
4.08
4.07
4.06
4.05
4.04
+25°C
+85°C
- 40°C
4.03
4.02
4.01
4.00
2.7 2.9 3.1 3.3 3.5 3.6 3.8 4.0 4.2 4.4 4.5
VIN (V)
Figure 14.
Submit Documentation Feedback
Copyright © 2012–2014, Texas Instruments Incorporated
Product Folder Links: LM3642
LM3642
www.ti.com
SNVS891F – SEPTEMBER 2012 – REVISED JANUARY 2014
TYPICAL PERFORMANCE CHARACTERISTICS (continued)
Input Voltage Flash Monitor
Stop and Hold Mode with Default Settings
VIN
200 mV/
DIV
500 mA/
DIV
Flash Mode to Torch Mode Transition
VOUT
5V/DIV
IIN
500 mA/
DIV
ILED
500 mA/
DIV
ILED
200 ms/DIV
200 s/DIV
Figure 15.
Figure 16.
Torch Mode to Flash Mode Transition
Indicator Mode - Torch Mode - Flash Mode Transitions
VOUT
5V/DIV
5V/DIV
VOUT
IIN
500 mA/
DIV
IIN
500 mA/
DIV
ILED
500 mA/
DIV
ILED
500 mA/
DIV
200 ms/DIV
200 ms/DIV
Figure 17.
Figure 18.
VLED Short Fault
VOUT Short Fault
IIN
IIN
VOUT
VOUT
5V/DIV
5V/DIV
500 mA/
DIV
ILED
500 mA/
DIV
ILED
500 mA/
DIV
500 mA/
DIV
2 ms/DIV
2 ms/DIV
Figure 19.
Figure 20.
Submit Documentation Feedback
Copyright © 2012–2014, Texas Instruments Incorporated
Product Folder Links: LM3642
9
LM3642
SNVS891F – SEPTEMBER 2012 – REVISED JANUARY 2014
www.ti.com
TYPICAL PERFORMANCE CHARACTERISTICS (continued)
TX Transition Plot
Behavior of LED current shown on enabling the part in
a TX event and upon TX interrupting during a Flash
TX
2V/DIV
IIN
500 mA/
DIV
LED
500 mA/
DIV
CURRENT
100 ms/DIV
Figure 21.
10
Submit Documentation Feedback
Copyright © 2012–2014, Texas Instruments Incorporated
Product Folder Links: LM3642
LM3642
www.ti.com
SNVS891F – SEPTEMBER 2012 – REVISED JANUARY 2014
LM3642 GENERAL INFORMATION
The LM3642 is a high-power white LED flash driver capable of delivering up to 1.5A into a single high-powered
LED. The device incorporates a 4MHz constant frequency-synchronous current-mode PWM boost converter and
a single high-side current source to regulate the LED current over the 2.5V to 5.5V input voltage range.
The LM3642 PWM converter switches and maintains at least VHR across the current source (LED). This
minimum headroom voltage ensures that the current source remains in regulation. If the input voltage is above
the LED voltage + current source headroom voltage, the device does not switch and turns the PFET on
continuously (Pass Mode). In Pass Mode the difference between (VIN - ILEDxRPMOS) and the voltage across the
LED is dropped across the current source.
The LM3642 has two logic inputs including a hardware Flash Enable (STROBE) and a Flash Interrupt input
(TX/TORCH) designed to interrupt the flash pulse during high battery current conditions. Both logic inputs have
internal 300 kΩ (typ.) pulldown resistors to GND.
Control of the LM3642 is done via an I2C-compatible interface. This includes adjustment of the Flash and Torch
current levels, changing the Flash Timeout Duration and changing the switch current limit. Additionally, there are
flag and status bits that indicate flash current time-out, LED failure (open/short), device thermal shutdown, and
VIN under-voltage conditions.
STARTUP (ENABLING THE DEVICE)
Turn on of the LM3642 Torch and Flash Modes can be done through the Enable Register. On startup, when
VOUT is less than VIN the internal synchronous PFET turns on as a current source and delivers 350 mA (typ.) to
the output capacitor. During this time the current source (LED) is off. When the voltage across the output
capacitor reaches 2.2V (typ.), the current source will turn on. At turn-on the current source will step through each
Flash or Torch level until the target LED current is reached. This gives the device a controlled turn-on and limits
inrush current from the VIN supply.
PASS MODE
The LM3642 starts up in Pass Mode and stays there until Boost Mode is needed to maintain regulation. If the
voltage difference between VOUT and VLED falls below VHR, the device switches to Boost Mode. In Pass Mode the
boost converter does not switch and the synchronous PFET turns fully on bringing VOUT up to VIN - ILED x RPMOS.
In Pass Mode the inductor current is not limited by the peak current limit. In this situation the output current must
be limited to 2A.
FLASH MODE
In Flash Mode, the LED current source (LED) provides 16 target current levels from 93.75 mA to 1500 mA. The
Flash currents are adjusted via the Current Control Register. Flash Mode is activated by the Enable Register, or
by pulling the STROBE pin HIGH. Once the Flash sequence is activated the current source (LED) will ramp up to
the programmed Flash current by stepping through all current steps until the programmed current is reached.
When the part is enabled in the Flash Mode through the Enable Register, all mode bits in the Enable Register
are cleared after a flash time-out event.
The following table shows the I2C commands and the state of the mode bits, if the STROBE pin is used to
enable the Flash Mode.
Mode change required
Status of Mode Bits in the Enable Register after a flash
Using Level Triggered STROBE to Flash
Mode bits are cleared after a single flash. To reflash, 0x23 will have to be written
to 0x0A.
TORCH MODE
In Torch Mode, the current source (LED) is programmed via the Current Control Register. Torch Mode is
activated by the Enable Register and/or by Enabling the part in TX/Torch pin configuration. Once the Torch Mode
is enabled the current source will ramp up to the programmed Torch current level. The Ramp-Up and RampDown times are independently adjustable via the Torch Ramp Register. Torch Mode is not affected by Flash
Timeout. In the LM3642, the programmable torch current ranges from 48.4mA to 375mA. In the LM3642LT, the
programmable torch current ranges from 24mA to 187mA.
Submit Documentation Feedback
Copyright © 2012–2014, Texas Instruments Incorporated
Product Folder Links: LM3642
11
LM3642
SNVS891F – SEPTEMBER 2012 – REVISED JANUARY 2014
www.ti.com
INDICATOR MODE
This mode is activated by the Enable Register. The LM3642 can be programmed to a current level that is 1/8th
the torch current value in the Current Control Register. LM3642LT has only one setting of indicator current at
5mA.
POWER AMPLIFIER SYNCHRONIZATION (TX/TORCH)
The TX pin is a Power Amplifier Synchronization input. This is designed to reduce the flash LED current and thus
limit the battery current during high battery current conditions such as PA transmit events. When the LM3642 is
engaged in a Flash event, and the TX pin is pulled high, the LED current is forced into Torch Mode at the
programmed Torch current setting. If the TX pin is then pulled low before the Flash pulse terminates, the LED
current will return to the previous Flash current level. At the end of the Flash time-out whether the TX pin is high
or low, the LED current will turn off.
INPUT VOLTAGE FLASH MONITOR (IVFM)
The LM3642 has the ability to adjust the flash current based upon the voltage level present at the IN pin utilizing
an Input Voltage Flash Monitor. Upon an IVFM event, the set voltage threshold from the IVFM Mode Register
sets the input voltage boundary that forces the LM3642 to stop ramping the flash current during startup (Stop
and Hold Mode).
FAULT/PROTECTIONS
Fault Operation
Upon entering a fault condition, the LM3642 will set the appropriate flag in the Flags Register.
Flash Time-Out
The Flash Time-Out period sets the amount of time that the Flash Current is being sourced from the current
source (LED). The LM3642 has 8 time-out levels ranging 100 ms to 800 ms in 100 ms steps. The Flash TimeOut period is controlled in the FLASH FEATURES REGISTER (0x08). Flash Time-Out only applies to the Flash
Mode operation. The mode bits in the Enable Register (0x0A) are cleared upon a Flash Time-out.
Over-Voltage Protection (OVP)
The output voltage is limited to typically 5.0V (see VOVPSpec). In situations such as an open LED, the LM3642
will raise the output voltage in order to keep the LED current at its target value. When VOUT reaches 5.0V (typ.)
the over-voltage comparator will trip and turn off the internal NFET. When VOUT falls below the “VOVP Off
Threshold”, the LM3642 will begin switching again. The mode bits in the Enable Register are not cleared upon
an OVP.
Current Limit
The LM3642 features selectable inductor current limits that are programmable through the Flash Feature
Register of the I2C-compatible interface. When the inductor current limit is reached, the LM3642 will terminate
the charging phase of the switching cycle.
Since the current limit is sensed in the NMOS switch, there is no mechanism to limit the current when the device
operates in Pass Mode. In Boost Mode or Pass Mode if VOUT falls below 2.3V, the part stops switching, and the
PFET operates as a current source limiting the current to 300 mA. This prevents damage to the LM3642 and
excessive current draw from the battery during output short-circuit conditions. The mode bits in the Enable
Register (0x0A) are not cleared upon a Current Limit event.
Pulling additional current from the VOUT node during normal operation is not recommended.
12
Submit Documentation Feedback
Copyright © 2012–2014, Texas Instruments Incorporated
Product Folder Links: LM3642
LM3642
www.ti.com
SNVS891F – SEPTEMBER 2012 – REVISED JANUARY 2014
Under-Voltage Lockout (UVLO)
The LM3642 has an internal comparator that monitors the voltage at IN which will force the LM3642 into
shutdown if the input voltage drops to 2.8V. If the UVLO monitor threshold is tripped, the UVLO flag bit will be set
in the Flags Register. If the input voltage rises above 2.8V, the LM3642 will not be available for operation until
there is an I2C read command initiated for the Flags Register. Upon a read, the flag register will be cleared, and
normal operation can resume. This feature can be disabled by writing a ‘0’ to the UVLO EN bit in the Input
Voltage Flash Monitor Register. The mode bits in the Enable Register are cleared upon a UVLO event.
Thermal Shutdown (TSD)
When the LM3642’s die temperature reaches +150°C the boost converter shuts down, and the NFET and PFET
turn off, as does the current source (LED). When the thermal shutdown threshold is tripped, a '1' gets written to
the corresponding bit of the Flags Register (Thermal Shutdown bit), and the LM3642 will go into standby. The
LM3642 will only be allowed to restart after the Flags Register is read, clearing the fault flag. Upon restart, if the
die temperature is still above +150°C, the LM3642 will reset the fault flag and re-enter standby. The mode bits in
the Enable Register are cleared upon a TSD.
LED and/or VOUT Fault
The LED Fault flag in the Flags Register reads back a '1' if the part is active in Flash or Torch Mode and the LED
output or the VOUT node experiences short condition. The LM3642 determines an LED open condition if the OVP
threshold is crossed at the OUT pin while the device is in Flash or Torch Mode. An LED short condition is
determined if the voltage at LED goes below 500 mV (typ.) while the device is in Torch or Flash Mode. There is a
delay of 256 μs deglitch time before the LED flag is valid and 2.048 ms before the VOUT flag is valid. This delay is
the time between when the Flash or Torch current is triggered and when the LED voltage and the output voltage
is sampled. The LED flag can be reset by reading back the flags register. The mode bits in the Enable Register
are cleared upon an LED and/or VOUT fault.
I2C-COMPATIBLE INTERFACE
DATA VALIDITY
The data on SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, state of
the data line can only be changed when SCL is LOW.
SCL
SDA
data
change
allowed
data
valid
data
change
allowed
data
valid
data
change
allowed
Figure 22. Data Validity Diagram
A pullup resistor between the controller's VIO line and SDA must be greater than [(VIO-VOL) / 3mA] to meet the
VOL requirement on SDA. Using a larger pullup resistor results in lower switching current with slower edges, while
using a smaller pullup results in higher switching currents with faster edges.
START AND STOP CONDITIONS
START and STOP conditions classify the beginning and the end of the I2C session. A START condition is
defined as SDA signal transitioning from HIGH to LOW while SCL line is HIGH. A STOP condition is defined as
the SDA transitioning from LOW to HIGH while SCL is HIGH. The I2C master always generates START and
STOP conditions. The I2C bus is considered to be busy after a START condition and free after a STOP condition.
During data transmission, the I2C master can generate repeated START conditions. First START and repeated
START conditions are equivalent, function-wise.
Submit Documentation Feedback
Copyright © 2012–2014, Texas Instruments Incorporated
Product Folder Links: LM3642
13
LM3642
SNVS891F – SEPTEMBER 2012 – REVISED JANUARY 2014
www.ti.com
SDA
SCL
S
P
Start Condition
Stop Condition
Figure 23. Start and Stop Conditions
TRANSFERRING DATA
Every byte put on the SDA line must be eight bits long, with the most significant bit (MSB) transferred first. Each
byte of data has to be followed by an acknowledge bit. The acknowledge related clock pulse is generated by the
master. The master releases the SDA line (HIGH) during the acknowledge clock pulse. The LM3642 pulls down
the SDA line during the 9th clock pulse, signifying an acknowledge. The LM3642 generates an acknowledge
after each byte is received. There is no acknowledge created after data is read from the LM3642.
After the START condition, the I2C master sends a chip address. This address is seven bits long followed by an
eighth bit which is a data direction bit (R/W). The LM3642 7-bit address is 0x63. For the eighth bit, a '0' indicates
a WRITE and a '1' indicates a READ. The second byte selects the register to which the data will be written. The
third byte contains data to write to the selected register.
ack from slave
ack from slave
start
msb Chip Address lsb
w
ack
msb Register Add lsb
ack
start
Id = 63h
w
ack
addr = 0Ah
ack
ack from slave
msb
DATA
lsb
ack
stop
ack
stop
SCL
SDA
Data = 03h
w = write (SDA = "0")
r = read (SDA = "1")
ack = acknowledge (SDA pulled down by either master or slave)
id = chip address, 63h for LM3642
Figure 24. Write Cycle
I2C-COMPATIBLE CHIP ADDRESS
The device address for the LM3642 is 1100011 (63). After the START condition, the I2C-compatible master
sends the 7-bit address followed by an eighth read or write bit (R/W). R/W = 0 indicates a WRITE, and R/W = 1
indicates a READ. The second byte following the device address selects the register address to which the data
will be written. The third byte contains the data for the selected register.
MSB
1
Bit 7
LSB
1
Bit 6
0
Bit 5
0
Bit 4
0
Bit 3
1
Bit 2
1
Bit 1
R/W
Bit 0
2
I C Slave Address (chip address)
Figure 25. I2C-Compatible Device Address
14
Submit Documentation Feedback
Copyright © 2012–2014, Texas Instruments Incorporated
Product Folder Links: LM3642
LM3642
www.ti.com
SNVS891F – SEPTEMBER 2012 – REVISED JANUARY 2014
TRANSFERRING DATA
Every byte on the SDA line must be eight bits long, with the most significant bit (MSB) transferred first. Each byte
of data must be followed by an acknowledge bit (ACK). The acknowledge related clock pulse (9th clock pulse) is
generated by the master. The master releases SDA (HIGH) during the 9th clock pulse. The LM3642 pulls down
SDA during the 9th clock pulse, signifying an acknowledge. An acknowledge is generated after each byte has
been received.
REGISTER DESCRIPTIONS
Register Name
Internal Hex Address
Power On/RESET Value
Enable Register
0x0A
00
Flags Register
0x0B
00
Flash Features Register
0x08
52
Current Control Register
0x09
0F
IVFM Mode Register
0x01
80
Torch Ramp Time Register
0x06
00
Silicon Revision Register (LM3642)
0x00
00
Silicon Revision Register (LM3642LT)
0x00
01
ENABLE REGISTER (0x0A)
Bit 7
IVFM
0 = Disabled
(default)
1 = Stop and
Hold Mode
Bit 6
Bit 5
Bit 4
TX Pin Enable
0 = Disabled
(default)
1 = Enabled
Strobe Pin
Enable
0 = Disabled
(default)
1 = Enabled
Torch Pin
Enable
0 = Disabled
(default)
1 = Enabled
Bit 3
RFU
Bit 2
Bit 1
RFU
Mode Bits: M1, M0
00 = Standby (default)
01 = Indicator
10 = Torch
11 = Flash
Bit 0
FLAGS REGISTER (0x0B)
Bit 7
Bit 6
RFU
RFU
Bit 5
IVFM
Bit 4
UVLO Flag
Bit 3
Bit 2
Bit 1
Bit 0
OVP Flag
LED or Vout
Short Flag
Thermal
Shutdown Fault
Timeout Flag
IVFM
IVFM down threshold crossed.
UVLO Fault
UVLO Threshold crossed.
OVP Flag
Over-voltage Protection tripped. Open Output cap or open LED.
LED Short Fault
LED Short detected.
Thermal Shutdown Fault
LM3642 die temperature reached thermal shutdown value.
Time-Out Flag
Flash Timer tripped.
NOTE
Faults require a read-back of the “Flags Register” to resume operation. Flags report an
event occurred, but do not inhibit future functionality. A read-back of the Flags Register
will only get updated again if the fault or flags is still present upon a restart.
Submit Documentation Feedback
Copyright © 2012–2014, Texas Instruments Incorporated
Product Folder Links: LM3642
15
LM3642
SNVS891F – SEPTEMBER 2012 – REVISED JANUARY 2014
www.ti.com
FLASH FEATURES REGISTER (0x08)
Bit 7
RFU
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Flash Ramp Time
000 = 256 µs
001 = 512 µs
010 = 1.024 ms (default)
011 = 2.048 ms
100 = 4.096 ms
101 = 8.192 ms
110 = 16.384 ms
111 = 32.768 ms
Inductor
Current Limit
0 = 1.6A
1 = 1.88A
(default)
Bit 1
Bit 0
Flash Time-Out Time
000 = 100 ms
001 =200 ms
010 =300 ms (default)
011 = 400 ms
100 = 500 ms
101 =600 ms
110 = 700 ms
111 = 800 ms
CURRENT CONTROL REGISTER (0x09)
Bit 7
RFU
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Flash Current
0000 = 93.75 mA
0001 = 187.5 mA
0010 = 281.25 mA
0011 = 375 mA
0100 = 468.75 mA
0101 = 562.5 mA
0110 = 656.25 mA
0111 = 750 mA
1000 = 843.75 mA
1001 = 937.5 mA
1010 = 1031.25 mA
1011 = 1125 mA
1100 = 1218.75 mA
1101 = 1312.5 mA
1110 = 1406.25 mA
1111 = 1500 mA (default)
Torch Current (LM3642LT)
000 = 48.4 mA (default) (24mA)
001 =93.74 mA (46.87mA)
010 =140.63 mA (70.315mA)
011 = 187.5 mA (93.25mA)
100 =234.38 mA(117.19mA)
101 = 281.25 mA(140.625mA)
110 = 328.13 mA(164.075mA)
111 = 375 mA(187.5mA)
INPUT VOLTAGE FLASH MONITOR (IVFM) MODE REGISTER (0x01)
Bit 7
UVLO
0 = Disabled
1= Enabled
(default)
16
Bit 6
Bit 5
RFU
Bit 4
Bit 3
IVM-D (Down) Threshold
000 = 2.9V (default)
001 = 3.0V
010 =3.1V
011 = 3.2V
100 = 3.3V
101 = 3.4V
110 = 3.5V
111 = 3.6V
Submit Documentation Feedback
Bit 2
Bit 1
Bit 0
RFU
Copyright © 2012–2014, Texas Instruments Incorporated
Product Folder Links: LM3642
LM3642
www.ti.com
SNVS891F – SEPTEMBER 2012 – REVISED JANUARY 2014
Stop and Hold Mode: Stops Current Ramp and Holds the level for the remaining flash if VIN crosses IVM-D Line.
Sets IVFM Flag in Flags Register upon crossing IVM-D Line.
UVLO EN: If enabled and VIN drops below 2.8V, the LM3642 will enter standby and set the UVLO flag in the
Flags Register. Enabled = ‘1’, Disabled = ‘0’
IFLASH
ILED
0 mA
VIN
IVM-D
Deglitch
time
t
Figure 26. Stop and Hold Mode
TORCH RAMP TIME REGISTER (0x06)
Bit 7
RFU
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Torch Ramp-Up Time
000 = 16 ms (default)
001 = 32 ms
010 = 64 ms
011 = 128 ms
100 = 256 ms
101 = 512 ms
110 = 1.024s
111 = 2.048s
RFU
Bit 1)
Bit 0
Torch Ramp-Down Time
000 = 16 ms (default)
001 = 32 ms
010 = 64 ms
011 = 128 ms
100 = 256 ms
101 = 512 ms
110 = 1.024s
111 = 2.048s
SILICON REVISION REGISTER
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
RFU
Bit 2
Bit 1
Bit 0
000 = LM3642
Submit Documentation Feedback
Copyright © 2012–2014, Texas Instruments Incorporated
Product Folder Links: LM3642
17
LM3642
SNVS891F – SEPTEMBER 2012 – REVISED JANUARY 2014
www.ti.com
APPLICATIONS INFORMATION
OUTPUT CAPACITOR SELECTION
The LM3642 is designed to operate with at least a 10 µF ceramic output capacitor. When the boost converter is
running the output capacitor supplies the load current during the boost converter's on-time. When the NMOS
switch turns off the inductor energy is discharged through the internal PMOS switch, supplying power to the load
and restoring charge to the output capacitor. This causes a sag in the output voltage during the on-time and a
rise in the output voltage during the off-time. The output capacitor is therefore chosen to limit the output ripple to
an acceptable level depending on load current and input/output voltage differentials and also to ensure the
converter remains stable.
For proper operation the output capacitor must be at least a 10 µF ceramic. Larger capacitors such as a 22 µF or
capacitors in parallel can be used if lower output voltage ripple is desired. To estimate the output voltage ripple
considering the ripple due to capacitor discharge (ΔVQ) and the ripple due to the capacitors ESR (ΔVESR) use the
following equations:
For continuous conduction mode, the output voltage ripple due to the capacitor discharge is:
ILED x (VOUT - VIN)
'VQ =
fSW x VOUT x COUT
(1)
The output voltage ripple due to the output capacitors ESR is found by:
'VESR = R ESR x §
©
where
'IL =
I LED x VOUT·
VIN
¹
+ 'I L
VIN x (VOUT - VIN )
2 x f SW x L x VOUT
(2)
In ceramic capacitors the ESR is very low so a close approximation is to assume that 80% of the output voltage
ripple is due to capacitor discharge and 20% from ESR. Table 2 lists different manufacturers for various output
capacitors and their case sizes suitable for use with the LM3642.
INPUT CAPACITOR SELECTION
Choosing the correct size and type of input capacitor helps minimize the voltage ripple caused by the switching
of the LM3642’s boost converter, and reduces noise on the boost converter's input terminal that can feed through
and disrupt internal analog signals. In the Typical Application Circuit a 10 µF ceramic input capacitor works well.
It is important to place the input capacitor as close as possible to the LM3642’s input (IN) terminal. This reduces
the series resistance and inductance that can inject noise into the device due to the input switching currents. The
table below lists various input capacitors that are recommended for use with the LM3642.
Table 2. Recommended Input/Output Capacitors (X5R/X7R Dielectric)
Part Number
Value
Case Size
Voltage Rating
TDK Corporation
Manufacturer
C1608JB0J106M
10 µF
0603 (1.6 mm × 0.8 mm × 0.8 mm)
6.3V
TDK Corporation
C2012JB1A106M
10 µF
0805 (2 mm × 1.25 mm × 1.25 mm)
10V
TDK Corporation
C2012JB0J226M
22 µF
0805 (2 mm × 1.25 mm × 1.25 mm)
6.3V
GRM188R60J106M
10 µF
0603 (1.6 mm x 0.8 mm x 0.8 mm)
6.3V
Murata
GRM21BR61A106KE19
10 µF
0805 (2 mm × 1.25 mm × 1.25 mm)
10V
Murata
GRM21BR60J226ME39L
22 µF
0805 (2 mm × 1.25 mm × 1.25 mm)
6.3V
Murata
18
Submit Documentation Feedback
Copyright © 2012–2014, Texas Instruments Incorporated
Product Folder Links: LM3642
LM3642
www.ti.com
SNVS891F – SEPTEMBER 2012 – REVISED JANUARY 2014
INDUCTOR SELECTION
The LM3642 is designed to use a 1 µH or 0.47 µH inductor. The table below lists various inductors and their
manufacturers that can work well with the LM3642. When the device is boosting (VOUT > VIN) the inductor will
typically be the largest area of efficiency loss in the circuit. Therefore, choosing an inductor with the lowest
possible series resistance is important. Additionally, the saturation rating of the inductor should be greater than
the maximum operating peak current of the LM3642. This prevents excess efficiency loss that can occur with
inductors that operate in saturation. For proper inductor operation and circuit performance, ensure that the
inductor saturation and the peak current limit setting of the LM3642 are greater than IPEAK in the following
calculation:
I LOAD VOUT
VIN x (VOUT - VIN)
IPEAK =
K
x
VIN
+ 'IL where 'IL =
2 x f SW x L x VOUT
(3)
where ƒSW = 4MHz, and efficiency can be found in the TYPICAL PERFORMANCE CHARACTERISTICS plots.
Table 3. Recommended Inductors
Manufacturer
L
Part Number
Dimensions (L×W×H)
ISAT
RDC
TOKO
1 µH
TOKO
1 µH
DFE252010C
2.5 mm × 2 mm × 1 mm
2.7A
78 mΩ
DFE252012C
2.5 mm × 2 mm × 1.2 mm
3.0A
TOKO
59 mΩ
0.47 µH
DFE201612C
2 mm x 1.6 mm x 1.2 mm
3.4A
82 mΩ
TOKO
1uH
DFE201610C
2 mm x 1.6 mm x 1.0 mm
2.5A
79 mΩ
LAYOUT RECOMMENDATIONS
The high switching frequency and large switching currents of theLM3642 make the choice of layout important.
The following steps should be used as a reference to ensure the device is stable and maintains proper LED
current regulation across its intended operating voltage and current range.
1. Place CIN on the top layer (same layer as the LM3642 and as close to the device as possible. The input
capacitor conducts the driver currents during the low side MOSFET turn-on and turn-off and can see current
spikes over 1A in amplitude. Connecting the input capacitor through short wide traces to both the IN and
GND terminals will reduce the inductive voltage spikes that occur during switching and which can corrupt the
VIN line.
2. Place COUT on the top layer (same layer as the LM3642) and as close as possible to the OUT and GND
terminal. The returns for both CIN and COUT should come together at one point, and as close to the GND pin
as possible. Connecting COUT through short wide traces will reduce the series inductance on the OUT and
GND terminals that can corrupt the VOUT and GND line and cause excessive noise in the device and
surrounding circuitry.
3. Connect the inductor on the top layer close to the SW pin. There should be a low-impedance connection
from the inductor to SW due to the large DC inductor current, and at the same time the area occupied by the
SW node should be small so as to reduce the capacitive coupling of the high dV/dt present at SW that can
couple into nearby traces.
4. Avoid routing logic traces near the SW node so as to avoid any capacitively coupled voltages from SW onto
any high-impedance logic lines such as STROBE, SDA, and SCL. A good approach is to insert an inner layer
GND plane underneath the SW node and between any nearby routed traces. This creates a shield from the
electric field generated at SW.
5. Terminate the Flash LED cathodes directly to the GND pin of the LM3642. If possible, route the LED returns
with a dedicated path so as to keep the high amplitude LED currents out of the GND plane. For Flash LEDs
that are routed relatively far away from the LM3642, a good approach is to sandwich the forward and return
current paths over the top of each other on two layers. This will help in reducing the inductance of the LED
current paths.
Submit Documentation Feedback
Copyright © 2012–2014, Texas Instruments Incorporated
Product Folder Links: LM3642
19
LM3642
SNVS891F – SEPTEMBER 2012 – REVISED JANUARY 2014
www.ti.com
REVISION HISTORY
Changes from Revision E (May 2013) to Revision F
•
20
Page
Deleted TX interrupt ............................................................................................................................................................ 11
Submit Documentation Feedback
Copyright © 2012–2014, Texas Instruments Incorporated
Product Folder Links: LM3642
PACKAGE OPTION ADDENDUM
www.ti.com
17-May-2014
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
Op Temp (°C)
Device Marking
(4/5)
LM3642TLE-LT/NOPB
ACTIVE
DSBGA
YZR
9
250
Green (RoHS
& no Sb/Br)
SNAGCU
Level-1-260C-UNLIM
(D2 ~ D4)
LM3642TLE/NOPB
ACTIVE
DSBGA
YZR
9
250
Green (RoHS
& no Sb/Br)
SNAGCU
Level-1-260C-UNLIM
D2
LM3642TLX-LT/NOPB
ACTIVE
DSBGA
YZR
9
3000
Green (RoHS
& no Sb/Br)
SNAGCU
Level-1-260C-UNLIM
(D2 ~ D4)
LM3642TLX/NOPB
ACTIVE
DSBGA
YZR
9
3000
Green (RoHS
& no Sb/Br)
SNAGCU
Level-1-260C-UNLIM
D2
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Addendum-Page 1
Samples
PACKAGE OPTION ADDENDUM
www.ti.com
17-May-2014
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
28-Feb-2014
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
B0
(mm)
K0
(mm)
P1
(mm)
LM3642TLE-LT/NOPB
DSBGA
YZR
9
250
178.0
8.4
LM3642TLE/NOPB
DSBGA
YZR
9
250
178.0
LM3642TLE/NOPB
DSBGA
YZR
9
250
178.0
LM3642TLX-LT/NOPB
DSBGA
YZR
9
3000
LM3642TLX-LT/NOPB
DSBGA
YZR
9
LM3642TLX/NOPB
DSBGA
YZR
LM3642TLX/NOPB
DSBGA
YZR
1.73
1.73
0.76
4.0
8.0
Q1
9.2
1.76
1.81
0.75
4.0
8.0
Q1
8.4
1.73
1.73
0.76
4.0
8.0
Q1
178.0
8.4
1.73
1.73
0.76
4.0
8.0
Q1
3000
178.0
9.2
1.76
1.81
0.75
4.0
8.0
Q1
9
3000
178.0
9.2
1.76
1.81
0.75
4.0
8.0
Q1
9
3000
178.0
8.4
1.73
1.73
0.76
4.0
8.0
Q1
Pack Materials-Page 1
W
Pin1
(mm) Quadrant
PACKAGE MATERIALS INFORMATION
www.ti.com
28-Feb-2014
*All dimensions are nominal
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
LM3642TLE-LT/NOPB
DSBGA
YZR
9
250
210.0
185.0
35.0
LM3642TLE/NOPB
DSBGA
YZR
9
250
220.0
220.0
35.0
LM3642TLE/NOPB
DSBGA
YZR
9
250
210.0
185.0
35.0
LM3642TLX-LT/NOPB
DSBGA
YZR
9
3000
210.0
185.0
35.0
LM3642TLX-LT/NOPB
DSBGA
YZR
9
3000
220.0
220.0
35.0
LM3642TLX/NOPB
DSBGA
YZR
9
3000
220.0
220.0
35.0
LM3642TLX/NOPB
DSBGA
YZR
9
3000
210.0
185.0
35.0
Pack Materials-Page 2
MECHANICAL DATA
YZR0009xxx
D
0.600±0.075
E
TLA09XXX (Rev C)
D: Max = 1.69 mm, Min = 1.63 mm
E: Max = 1.64 mm, Min = 1.58 mm
4215046/A
NOTES:
A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.
www.ti.com
12/12
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products
Applications
Audio
www.ti.com/audio
Automotive and Transportation
www.ti.com/automotive
Amplifiers
amplifier.ti.com
Communications and Telecom
www.ti.com/communications
Data Converters
dataconverter.ti.com
Computers and Peripherals
www.ti.com/computers
DLP® Products
www.dlp.com
Consumer Electronics
www.ti.com/consumer-apps
DSP
dsp.ti.com
Energy and Lighting
www.ti.com/energy
Clocks and Timers
www.ti.com/clocks
Industrial
www.ti.com/industrial
Interface
interface.ti.com
Medical
www.ti.com/medical
Logic
logic.ti.com
Security
www.ti.com/security
Power Mgmt
power.ti.com
Space, Avionics and Defense
www.ti.com/space-avionics-defense
Microcontrollers
microcontroller.ti.com
Video and Imaging
www.ti.com/video
RFID
www.ti-rfid.com
OMAP Applications Processors
www.ti.com/omap
TI E2E Community
e2e.ti.com
Wireless Connectivity
www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2014, Texas Instruments Incorporated