Frequency D83S-A Programmable amplifier Datasheet

D83S Series
Programmable Amplifier
-12 dB to +60 dB
Description
The D83S Series programmable amplifiers are digitally
controlled gain modules that were designed for conditioning DC-coupled wide-band signals (AC coupled-optional).
They are programmable from -12 dB to +60 dB in 6 dB
steps with an 8-bit serial data stream for gain selection
using clock, data and strobe inputs.
Other standard performance features include differential
input, single ended output, 5V interface logic, and low
noise and distortion, making this plug-in ready-to-use
amplifier ideal for many signal conditioning applications.
Available options include AC coupled input and/or differential output.
Features/Benefits:
• Full power bandwidth to 100 kHz for wide dynamic
range applications
• Compact 1.8" x 0.8" x 0.3" (32 pin DIP) size minimizes
board space requirements
• Serial interface and software protocol allowing
operation on a simple three wire bus.
• Data out line allows data verification and cascading of
multiple amplifiers over the same serial interface.
• Plug-in ready-to-use, reducing engineering design and
manufacturing time.
Common Mode Rejection Ratio
+0
Applications
• Data acquisition
• Test equipment
• Remote instrumentation systems
• Ground loop elimination in remote measurements
• Improvements in system dynamic range and resolution
• Telemetry
• Process control
• Digitally controlled auto ranging systems
• Medical, Scientific & engineering research
-10
-20
-30
-40
d
B -50
g
-60
-70
-80
-90
-100
20
50
100
200
500
5k
2k
1k
10k
20k
50k 100k
Hz
Frequency Response
Total Harmonic Distortion + Noise
+80
+0
+70
-10
+60
-20
+50
-30
-40
+40
-50
d
B +30
g
+20
-60
d
B
g
+10
-70
-80
-90
+0
-100
-10
-110
-20
-120
20
50
100
200
500
2k
1k
Hz
5k
10k
20k
50k 100k
20
50
100
200
500
Hz
1k
2k
5k
1784 Chessie Lane, Ottawa, IL 61350 • Tel: 800/252-7074, 815/434-7800 • FAX: 815/434-8176
e-mail: [email protected] • Web Address: http://www.freqdev.com
10k
D83S Series
Digital Programming & Control
Gain Amplifier
The D83S programs via a three terminal serial data interface over a gain range from 0.25 (~-12dB) to
1024 (~+60dB) using Clock (C), Strobe (S) and Data inputs (Di). A Data out (Do) connection is provided
to permit cascading of multiple D83S’s or “looping” of the input data to verify the programmed setting.
Two stages of programmable gain/attenuation are used to optimize the D-C offset and gain bandwidth
performance. The gain programming equation is:
G=[1+3xD0+12xD1+48xD2+64xD3]x[1/4+(1/4)xD4+(1/2)xD5+D6]x[1+3xD7]
where D0 - D7 = “0” or “1”
Note: the use of the compliments of D0, D1, D2 and D3.
C, S and Di Input Specifications
Input Data Levels
(Cmos/TTL Logic)
Input Voltage (Vd = 5Vdc)
Low Level In
High Level In
Input Current
Low Level In
High Level In
Input Capacitance
0 Vdc min.,
3.5 Vdc min.,
1.5 Vdc max.
5.0 Vdc max.
-10-5 µA typ., -1 µA max.
+10-5 µA typ., +1 µA max.
5 pF typ.,
7.5 pF max.
Recommended Programming Table
All combinations of programming inputs produce valid gain settings as determined by the gain equation
but can result in unusual values of gain. To minimize the multiplication of D-C offset and to maximize the
bandwidth at high gains the following is the recommended programming format for binary weighted gains
from 1/4 (~-12dB) to 1024 (~60dB).
Gain ( V/V )
1/4
1/2
1
2
4
8
16
32
64
128
256
512
1024
Gain (~dB) D0
-12.04
-6.02
0.00
+6.02
+12.04
+18.06
+24.08
+30.10
+36.12
+42.14
+48.16
+54.19
+60.21
1
1
1
1
0
0
0
0
0
0
0
0
0
D1
D2
D3
D4
D5
D6
D7
1
1
1
1
1
1
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
1
1
1
1
1
1
1
1
1
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
0
0
1
1
1
1
1
1
1
1
1
1
1
0
0
0
1
0
1
0
1
0
0
1
0
1
0
0
0
0
0
0
0
0
0
0
0
1
1
Programming Sequence The programming input circuit is a CD4094 series 8 bit shift register with
latches. It requires an 8 bit input serial data stream, Di (D0 to D7), a clock C to shift and a strobe S to
latch the data (see note 1). A timing sequence must be observed to insure accurate shifting and latching
of the input data. The input data bits, D0 through D7 are entered in reverse order, i.e. the MSB, D7, is the
first bit to be entered followed by D6 etc. and ending with the LSB, D0 (refer to timing diagram).
2
1784 Chessie Lane, Ottawa, IL 61350 • Tel: 800/252-7074, 815/434-7800 • FAX: 815/434-8176
e-mail: [email protected] • Web Address: http://www.freqdev.com
D83S Series
Digital Programming & Control
Gain Amplifier
The Clock shifts the input data Di through the shift registers when it transitions from low to high. For the
input data to be accurately received, it must have been present for at least Ts at the time of the rising
clock transition. The maximum clock pulse frequency is 1.25MHz.
Data from the shift registers propagates through the latches when the strobe is high. Data is latched
when the Strobe transitions from high to low. To retain a programmed setting it is necessary to hold the
strobe low (or to shut off the clock). Keeping the strobe low will allow the clock to shift a new set of input
data into the registers without changing the latched setting.
To latch a new set of data the strobe must be set to its high state, after the last bit of the new input word
(D0) has been shifted in (>Tcs), held high for a minimum time of Tsw and then returned to its low state to
latch and hold the setting. The return of S to its low state must occur before the rise of the clock that
accepts the D7 of the next data word (Tsc>0).
Timing Diagram
Ts
Tcw
Clock
Th > 5ns
Data
D7
Valid Input
D6
Valid Input
D0
Valid Input
D7
Valid Input
Tcs
Tsc
Strobe
Tsw
=Don't care
Notes:
1.) Data is shifted into register on positive edge of clock.
2.) Data is latched on negative edge of strobe.
3.) Ts is set up time (valid data before clock).
4.) Tcs is time between D0 clock and start of strobe.
5.) Tsw is strobe width.
6.) Tsc is time between strobe end and D7 clock (next word).
7.) Tcw is clock width.
8.) Th is hold time (Valid data after clock rising edge).
Ts
Tcs
Tsw
Tsc
Tcw
Cf
Th
>125nS
>260nS
>200nS
>0nS
>200nS
1.25 MHz
>5nS
Minimum Setup Times
Time data must be present before rise of clock pulse.
Time from rise of Clock for last data bit, D0, to rise of Strobe pulse.
Strobe width.
Time from fall of Strobe to rise of next Clock pulse.
Clock pulse width.
Maximum Clock pulse frequency.
Time data must be valid after rise of clock pulse.
Caution!!
Note 1: The C, P and Di inputs are Tri-state C-MOS logic. They contain protection circuitry to guard against damage due to high static voltages or
electric fields, however the application of any voltages higher than the +5V or lower than the 0V supply voltages can cause permanent damage.
These inputs must always be connected to an appropriate logic voltage level. Permanent damage can also result if C, P and Di are allowed to float
unconnected. If the D83S is used in a configuration where these inputs can become disconnected from their drive circuits, or if their drive circuits
are not powered by the same +5V source, it is recommended to use 10kΩ pull up resistors to +5V on these inputs.
3
1784 Chessie Lane, Ottawa, IL 61350 • Tel: 800/252-7074, 815/434-7800 • FAX: 815/434-8176
e-mail: [email protected] • Web Address: http://www.freqdev.com
D83S Series
Pin-Out and Package Data
Ordering Information
(25°C and Vs ± 15 Vdc)
Noise Voltage Density, RTI
➝
DC coupled, differential Input
Fixed @ 10 Hz
1 MΩ ❘❘ 22pF
20 pA max.
10 pA max.
±10 Vpeak
±Vs
Typ. 80 dB @ 1 kHz
Min. 60 dB @ 1 kHz
20 nV/ √ Hz @ 1 kHz, G=1,024
Side View
-IN
+IN
+OUT
NC/-OUT
(note)
Bottom View
0.80
➝
Temperature
Operating
Storage
➝
➝ ➝ 0.025 dia.
+5V
S
C
DI
DO
General Analog Characteristics
Gain (programmable)
0.25X to 1,024X in factors of 2
Gain Tolerance
±0.10 dB
-86 dB @ 1 kHz typ.
Distortion (0 dB gain @ 3.5 Vrms)
Full Power Bandwidth (0 dB gain) 100 kHz
±15 Vdc, +5 Vdc
±5 to ±18 Vdc, 5 ± 0.5 Vdc
±18 Vdc, +5.5 Vdc
0.30
0.15 (min)
Analog Output Characteristics
Configuration
Single ended, DC coupled
Differential Output
(Optional)
Impedance
<1 Ω typ., 10 Ω max.
Current (linear operation)
±5 mA max.
Offset Voltage
2 mV RTI, NTE 40 mV max.
Offset Temp. Coeff.
±(5 + 100/G) µV/˚C
Power Supplies (±Vs), +Vd
Rated Voltage
Operating Range
Maximum Safe Voltage
Quiescent Current
±15 V
+5 V
➝
1.80
➝
Analog Input Characteristics
Configuration
AC Coupled (Optional)
Impedance
Bias Current
Offset Current
Voltage Range
Max. Safe Voltage
Common Mode Rejection Ratio
➝ ➝
Specification
S
Di
STROBE
CLOCK
DATA IN
DATA OUT
C
Do +Vs GND -Vs
ALL DIMENSIONS ARE IN INCHES
ALL CASE DIMENSIONS ± 0.01"
GRID DIMENSIONS
0.10” X 0.10”
Note: NC pin is used as "-OUT" for differential output option
Functional Schematic
+IN
-IN
Programmable
Instrumentation
Amplifier
Programmable
Gain Stage
±12 mA
+0.2 mA
+OUT
Inverting
Amplifier
C
Di
S
0 to +70˚C
-25 to +85˚C
-OUT
4094 Series 8 Bit
Shift Register
Do
Ordering Information
D83S-D
Options
A - AC Coupled Input
D - Differential Output
We hope the information given here will be helpful. The information is based on data and our best knowledge, and we consider the information to be true and accurate. Please read all statements,
recommendations or suggestions herein in conjunction with our conditions of sale which apply to all goods supplied by us. We assume no responsibility for the use of these statements,
recommendations or suggestions, nor do we intend them as a recommendation for any use which would infringe any patent or copyright.
PR-00D83S-01
4
1784 Chessie Lane, Ottawa, IL 61350 • Tel: 800/252-7074, 815/434-7800 • FAX: 815/434-8176
e-mail: [email protected] • Web Address: http://www.freqdev.com
Similar pages