STMicroelectronics M27C256B-70B6X 256 kbit (32kb x 8) uv eprom and otp eprom Datasheet

M27C256B
256 Kbit (32Kb x 8) UV EPROM and OTP EPROM
■
5V ± 10% SUPPLY VOLTAGE in READ
OPERATION
■
ACCESS TIME: 45ns
■
LOW POWER CONSUMPTION:
– Active Current 30mA at 5MHz
28
28
– Standby Current 100µA
■
PROGRAMMING VOLTAGE: 12.75V ± 0.25V
1
1
■
PROGRAMMING TIME: 100µs/word
FDIP28W (F)
PDIP28 (B)
■
ELECTRONIC SIGNATURE
– Manufacturer Code: 20h
– Device Code: 8Dh
DESCRIPTION
The M27C256B is a 256 Kbit EPROM offered in
the two ranges UV (ultra violet erase) and OTP
(one time programmable). It is ideally suited for microprocessor systems and is organized as 32,768
by 8 bits.
The FDIP28W (window ceramic frit-seal package)
has a transparent lid which allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written to the
device by following the programming procedure.
For applications where the content is programmed
only one time and erasure is not required, the
M27C256B is offered in PDIP28, PLCC32 and
TSOP28 (8 x 13.4 mm) packages.
PLCC32 (C)
TSOP28 (N)
8 x 13.4 mm
Figure 1. Logic Diagram
VCC
VPP
15
8
A0-A14
E
Q0-Q7
M27C256B
G
VSS
AI00755B
August 2002
1/16
M27C256B
Figure 2B. LCC Connections
VCC
A14
A13
A8
A9
A11
G
A10
E
Q7
Q6
Q5
Q4
Q3
1 32
A6
A5
A4
A3
A2
A1
A0
NC
Q0
9
M27C256B
25
VSS
DU
Q3
Q4
Q5
AI00756
AI00757
Figure 2C. TSOP Connections
G
A11
A9
A8
A13
A14
VCC
VPP
A12
A7
A6
A5
A4
A3
22
28
1
7
Table 1. Signal Names
21
M27C256B
15
14
8
AI00614B
2/16
A8
A9
A11
NC
G
A10
E
Q7
Q6
17
Q1
Q2
28
1
27
2
26
3
25
4
24
5
23
6
22
7
M27C256B
21
8
20
9
19
10
18
11
17
12
13
16
14
15
VPP
A12
A7
A6
A5
A4
A3
A2
A1
A0
Q0
Q1
Q2
VSS
A7
A12
VPP
DU
VCC
A14
A13
Figure 2A. DIP Connections
A10
E
Q7
Q6
Q5
Q4
Q3
VSS
Q2
Q1
Q0
A0
A1
A2
A0-A14
Address Inputs
Q0-Q7
Data Outputs
E
Chip Enable
G
Output Enable
VPP
Program Supply
VCC
Supply Voltage
VSS
Ground
NC
Not Connected Internally
DU
Don’t Use
M27C256B
Table 2. Absolute Maximum Ratings (1)
Symbol
Parameter
Value
Unit
Ambient Operating Temperature (3)
–40 to 125
°C
TBIAS
Temperature Under Bias
–50 to 125
°C
TSTG
Storage Temperature
–65 to 150
°C
VIO (2)
Input or Output Voltage (except A9)
–2 to 7
V
Supply Voltage
–2 to 7
V
–2 to 13.5
V
–2 to 14
V
TA
VCC
VA9 (2)
A9 Voltage
VPP
Program Supply Voltage
Note: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may
cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions
above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.
2. Minimum DC voltage on Input or Output is –0.5V with possible undershoot to –2.0V for a period less than 20ns. Maximum DC
voltage on Output is VCC +0.5V with possible overshoot to VCC +2V for a period less than 20ns.
3. Depends on range.
Table 3. Operating Modes
E
G
A9
VPP
Q7-Q0
Read
VIL
VIL
X
VCC
Data Out
Output Disable
VIL
VIH
X
VCC
Hi-Z
VIL Pulse
VIH
X
VPP
Data In
Verify
VIH
VIL
X
VPP
Data Out
Program Inhibit
VIH
VIH
X
VPP
Hi-Z
Standby
VIH
X
X
VCC
Hi-Z
Electronic Signature
VIL
VIL
VID
VCC
Codes
Mode
Program
Note: X = VIH or VIL, VID = 12V ± 0.5V.
Table 4. Electronic Signature
Identifier
A0
Q7
Q6
Q5
Q4
Q3
Q2
Q1
Q0
Hex Data
Manufacturer’s Code
VIL
0
0
1
0
0
0
0
0
20h
Device Code
VIH
1
0
0
0
1
1
0
1
8Dh
3/16
M27C256B
Table 5. AC Measurement Conditions
High Speed
Standard
Input Rise and Fall Times
≤ 10ns
≤ 20ns
Input Pulse Voltages
0 to 3V
0.4V to 2.4V
1.5V
0.8V and 2V
Input and Output Timing Ref. Voltages
Figure 3. AC Testing Input Output Waveform
Figure 4. AC Testing Load Circuit
1.3V
High Speed
1N914
3V
1.5V
3.3kΩ
0V
DEVICE
UNDER
TEST
Standard
2.4V
OUT
CL
2.0V
0.8V
0.4V
AI01822
CL = 30pF for High Speed
CL = 100pF for Standard
CL includes JIG capacitance
AI01823B
Table 6. Capacitance (1) (TA = 25 °C, f = 1 MHz)
Symbol
CIN
COUT
Parameter
Input Capacitance
Output Capacitance
Test Condition
Min
Max
Unit
VIN = 0V
6
pF
VOUT = 0V
12
pF
Note: 1. Sampled only, not 100% tested.
DEVICE OPERATION
The operating modes of the M27C256B are listed
in the Operating Modes. A single power supply is
required in the read mode. All inputs are TTL levels except for VPP and 12V on A9 for Electronic
Signature.
Read Mode
The M27C256B has two control functions, both of
which must be logically active in order to obtain
data at the outputs. Chip Enable (E) is the power
control and should be used for device selection.
Output Enable (G) is the output control and should
be used to gate data to the output pins, independent of device selection. Assuming that the ad-
4/16
dresses are stable, the address access time
(tAVQV) is equal to the delay from E to output
(tELQV). Data is available at the output after delay
of tGLQV from the falling edge of G, assuming that
E has been low and the addresses have been stable for at least tAVQV-tGLQV.
Standby Mode
The M27C256B has a standby mode which reduces the supply current from 30mA to 100µA. The
M27C256B is placed in the standby mode by applying a CMOS high signal to the E input. When in
the standby mode, the outputs are in a high impedance state, independent of the G input.
M27C256B
Table 7. Read Mode DC Characteristics (1)
(TA = 0 to 70°C, –40 to 85°C, –40 to 105°C or –40 to 125°C; VCC = 5V ± 5% or 5V ± 10%; VPP = VCC)
Symbol
Parameter
Test Condition
Min
Max
Unit
0V ≤ VIN ≤ VCC
±10
µA
0V ≤ VOUT ≤ VCC
±10
µA
E = VIL, G = VIL,
IOUT = 0mA, f = 5MHz
30
mA
E = VIH
1
mA
E > VCC – 0.2V
100
µA
VPP = VCC
100
µA
ILI
Input Leakage Current
ILO
Output Leakage Current
ICC
Supply Current
ICC1
Supply Current (Standby) TTL
ICC2
Supply Current (Standby) CMOS
IPP
Program Current
VIL
Input Low Voltage
–0.3
0.8
V
VIH (2)
Input High Voltage
2
VCC + 1
V
VOL
Output Low Voltage
IOL = 2.1mA
0.4
V
Output High Voltage TTL
IOH = –1mA
3.6
V
IOH = –100µA
VCC – 0.7V
V
VOH
Output High Voltage CMOS
Note: 1. VCC must be applied simultaneously with or before VPP and removed simultaneously or after VPP.
2. Maximum DC voltage on Output is VCC +0.5V.
Table 8A. Read Mode AC Characteristics (1)
(TA = 0 to 70°C, –40 to 85°C, –40 to 105°C or –40 to 125°C; VCC = 5V ± 5% or 5V ± 10%; VPP = VCC)
M27C256B
Symbol
Alt
Parameter
Test Condition
-45 (3)
Min
tAVQV
tACC
tELQV
tCE
tGLQV
Address Valid to
Output Valid
Max
-60
Min
-70
Max
Min
-80
Max
Min
Unit
Max
E = VIL, G = VIL
45
60
70
80
ns
Chip Enable Low to
Output Valid
G = VIL
45
60
70
80
ns
tOE
Output Enable Low to
Output Valid
E = VIL
25
30
35
40
ns
tEHQZ (2)
tDF
Chip Enable High to
Output Hi-Z
G = VIL
0
25
0
30
0
30
0
30
ns
tGHQZ (2)
tDF
Output Enable High
to Output Hi-Z
E = VIL
0
25
0
30
0
30
0
30
ns
tAXQX
tOH
Address Transition to
Output Transition
E = VIL, G = VIL
0
0
0
0
ns
Note: 1. VCC must be applied simultaneously with or before VPP and removed simultaneously or after VPP.
2. Sampled only, not 100% tested.
3. Speed obtained with High Speed AC measurement conditions.
Two Line Output Control
Because EPROMs are usually used in larger
memory arrays, this product features a 2 line control function which accommodates the use of multiple memory connection. The two line control
function allows:
a. the lowest possible memory power dissipation,
b. complete assurance that output bus contention
will not occur.
For the most efficient use of these two control
lines, E should be decoded and used as the primary device selecting function, while G should be
made a common connection to all devices in the
array and connected to the READ line from the
system control bus. This ensures that all deselected memory devices are in their low power standby
mode and that the output pins are only active
when data is desired from a particular memory device.
5/16
M27C256B
Table 8B. Read Mode AC Characteristics (1)
(TA = 0 to 70°C, –40 to 85°C, –40 to 105°C or –40 to 125°C; VCC = 5V ± 5% or 5V ± 10%; VPP = VCC)
M27C256B
Symbol
Alt
Parameter
Test Condition
-90
Min
tAVQV
tACC
tELQV
tCE
tGLQV
Address Valid to
Output Valid
-10
Max
Min
-12
Max
Min
-15/-20/-25 Unit
Max
Min
Max
E = VIL, G = VIL
90
100
120
150
ns
Chip Enable Low to
Output Valid
G = VIL
90
100
120
150
ns
tOE
Output Enable Low to
Output Valid
E = VIL
40
50
60
65
ns
tEHQZ (2)
tDF
Chip Enable High to
Output Hi-Z
G = VIL
0
30
0
30
0
40
0
50
ns
tGHQZ (2)
tDF
Output Enable High
to Output Hi-Z
E = VIL
0
30
0
30
0
40
0
50
ns
tAXQX
tOH
Address Transition to
Output Transition
E = VIL, G = VIL
0
0
0
0
ns
Note: 1. VCC must be applied simultaneously with or before VPP and removed simultaneously or after VPP.
2. Sampled only, not 100% tested.
Figure 5. Read Mode AC Waveforms
A0-A14
VALID
tAVQV
VALID
tAXQX
E
tGLQV
tEHQZ
G
tELQV
Q0-Q7
tGHQZ
Hi-Z
AI00758B
System Considerations
The power switching characteristics of Advance
CMOS EPROMs require careful decoupling of the
devices. The supply current, ICC, has three segments that are of interest to the system designer:
the standby current level, the active current level,
and transient current peaks that are produced by
the falling and rising edges of E. The magnitude of
this transient current peaks is dependent on the
capacitive and inductive loading of the device at
the output. The associated transient voltage peaks
can be suppressed by complying with the two line
6/16
output control and by properly selected decoupling
capacitors. It is recommended that a 0.1µF ceramic capacitor be used on every device between VCC
and VSS. This should be a high frequency capacitor of low inherent inductance and should be
placed as close to the device as possible. In addition, a 4.7µF bulk electrolytic capacitor should be
used between VCC and VSS for every eight devices. The bulk capacitor should be located near the
power supply connection point. The purpose of the
bulk capacitor is to overcome the voltage drop
caused by the inductive effects of PCB traces.
M27C256B
Table 9. Programming Mode DC Characteristics (1)
(TA = 25 °C; VCC = 6.25V ± 0.25V; VPP = 12.75V ± 0.25V)
Symbol
Parameter
Test Condition
ILI
Input Leakage Current
VIL ≤ VIN ≤ VIH
ICC
Supply Current
IPP
Program Current
VIL
Input Low Voltage
VIH
Input High Voltage
VOL
Output Low Voltage
IOL = 2.1mA
VOH
Output High Voltage TTL
IOH = –1mA
VID
A9 Voltage
Min
Max
Unit
±10
µA
50
mA
50
mA
–0.3
0.8
V
2
VCC + 0.5
V
0.4
V
E = VIL
3.6
V
11.5
12.5
V
Note: VCC must be applied simultaneously with or before VPP and removed simultaneously or after VPP.
Table 10. Programming Mode AC Characteristics (1)
(TA = 25 °C; VCC = 6.25V ± 0.25V; VPP = 12.75V ± 0.25V
Symbol
Alt
Parameter
Test Condition
Min
Max
tAVEL
tAS
Address Valid to Chip Enable Low
2
µs
tQVEL
tDS
Input Valid to Chip Enable Low
2
µs
tVPHEL
tVPS
VPP High to Chip Enable Low
2
µs
tVCHEL
tVCS
VCC High to Chip Enable Low
2
µs
tELEH
tPW
Chip Enable Program Pulse Width
95
tEHQX
tDH
Chip Enable High to Input Transition
2
µs
tQXGL
tOES
Input Transition to Output Enable Low
2
µs
tGLQV
tOE
Output Enable Low to Output Valid
tGHQZ
tDFP
Output Enable High to Output Hi-Z
0
tGHAX
tAH
Output Enable High to Address Transition
0
105
Unit
µs
100
ns
130
ns
ns
Note: VCC must be applied simultaneously with or before VPP and removed simultaneously or after VPP.
Programming
When delivered (and after each erasure for UV
EPROM), all bits of the M27C256B are in the "1"
state. Data is introduced by selectively programming "0"s into the desired bit locations. Although
only "0"s will be programmed, both "1"s and "0"s
can be present in the data word. The only way to
change a '0' to a '1' is by die exposure to ultraviolet
light (UV EPROM). The M27C256B is in the programming mode when VPP input is at 12.75V, G is
at VIH and E is pulsed to VIL. The data to be programmed is applied to 8 bits in parallel to the data
output pins. The levels required for the address
and data inputs are TTL. VCC is specified to be
6.25V ± 0.25 V.
7/16
M27C256B
Figure 6. Programming and Verify Modes AC Waveforms
VALID
A0-A14
tAVEL
Q0-Q7
DATA IN
tQVEL
DATA OUT
tEHQX
VPP
tVPHEL
tGLQV
tGHQZ
VCC
tVCHEL
tGHAX
E
tELEH
tQXGL
G
PROGRAM
VERIFY
AI00759
Figure 7. Programming Flowchart
VCC = 6.25V, VPP = 12.75V
n=0
E = 100µs Pulse
NO
++n
= 25
YES
FAIL
NO
VERIFY
++ Addr
YES
Last
Addr
NO
YES
CHECK ALL BYTES
1st: VCC = 6V
2nd: VCC = 4.2V
AI00760B
8/16
PRESTO II Programming Algorithm
PRESTO II Programming Algorithm allows to program the whole array with a guaranteed margin, in
a typical time of 3.5 seconds. Programming with
PRESTO II involves the application of a sequence
of 100µs program pulses to each byte until a correct verify occurs (see Figure 7). During programming and verify operation, a MARGIN MODE
circuit is automatically activated in order to guarantee that each cell is programmed with enough
margin. No overprogram pulse is applied since the
verify in MARGIN MODE provides necessary margin to each programmed cell.
Program Inhibit
Programming of multiple M27C256Bs in parallel
with different data is also easily accomplished. Except for E, all like inputs including G of the parallel
M27C256B may be common. A TTL low level
pulse applied to a M27C256B's E input, with VPP
at 12.75V, will program that M27C256B. A high
level E input inhibits the other M27C256Bs from
being programmed.
Program Verify
A verify (read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with G
at VIL, E at VIH, VPP at 12.75V and VCC at 6.25V.
M27C256B
Electronic Signature
The Electronic Signature (ES) mode allows the
reading out of a binary code from an EPROM that
will identify its manufacturer and type. This mode
is intended for use by programming equipment to
automatically match the device to be programmed
with its corresponding programming algorithm.
The ES mode is functional in the 25°C ± 5°C ambient temperature range that is required when programming the M27C256B. To activate the ES
mode, the programming equipment must force
11.5V to 12.5V on address line A9 of the
M27C256B, with VCC = VPP = 5V. Two identifier
bytes may then be sequenced from the device outputs by toggling address line A0 from V IL to VIH. All
other address lines must be held at VIL during
Electronic Signature mode. Byte 0 (A0 = VIL) represents the manufacturer code and byte 1
(A0 = VIH) the device identifier code. For the STMicroelectronics M27C256B, these two identifier
bytes are given in Table 4 and can be read-out on
outputs Q7 to Q0.
ERASURE OPERATION (applies for UV EPROM)
The erasure characteristics of the M27C256B is
such that erasure begins when the cells are exposed to light with wavelengths shorter than approximately 4000 Å. It should be noted that
sunlight and some type of fluorescent lamps have
wavelengths in the 3000-4000 Å range. Research
shows that constant exposure to room level fluorescent lighting could erase a typical M27C256B in
about 3 years, while it would take approximately 1
week to cause erasure when exposed to direct
sunlight. If the M27C256B is to be exposed to
these types of lighting conditions for extended periods of time, it is suggested that opaque labels be
put over the M27C256B window to prevent unintentional erasure. The recommended erasure procedure for the M27C256B is exposure to short
wave ultraviolet light which has wavelength
2537Å. The integrated dose (i.e. UV intensity x exposure time) for erasure should be a minimum of
15 W-sec/cm2. The erasure time with this dosage
is approximately 15 to 20 minutes using an ultraviolet lamp with 12000 µW/cm2 power rating. The
M27C256B should be placed within 2.5 cm (1
inch) of the lamp tubes during the erasure. Some
lamps have a filter on their tubes which should be
removed before erasure.
9/16
M27C256B
Table 11. Ordering Information Scheme
Example:
M27C256B
-70
X
C
1
TR
Device Type
M27
Supply Voltage
C = 5V
Device Function
256B = 256 Kbit (32Kb x 8)
Speed
-45 (1) = 45 ns
-60 = 60 ns
-70 = 70 ns
-80 = 80 ns
-90 = 90 ns
-10 = 100 ns
-12 = 120 ns
-15 = 150 ns
-20 = 200 ns
-25 = 250 ns
VCC Tolerance
blank = ± 10%
X = ± 5%
Package
F = FDIP28W
B = PDIP28
C = PLCC32
N = TSOP28: 8 x 13.4 mm
Temperature Range
1 = 0 to 70 °C
3 = –40 to 125 °C
6 = –40 to 85 °C
Options
X = Additional Burn-in
TR = Tape & Reel Packing
Note: 1. High Speed, see AC Characteristics section for further information.
For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.
10/16
M27C256B
Table 12. Revision History
Date
Version
Revision Details
July 1998
1.0
First Issue
20-Sep-2000
1.1
AN620 Reference removed
29-Nov-2000
1.2
PLCC codification changed (Table 11)
02-Apr-2001
1.3
FDIP28W mechanical dimensions changed (Table 13)
29-Aug-2002
1.4
Package mechanical data clarified for PDIP28 (Table 14),
PLCC32 (Table 15, Figure 10) and TSOP28 (Table 16, Figure 11)
11/16
M27C256B
Table 13. FDIP28W - 28 pin Ceramic Frit-seal DIP, with window, Package Mechanical Data
millimeters
Symbol
Typ
inches
Min
Max
A
Typ
Min
5.72
0.225
A1
0.51
1.40
0.020
0.055
A2
3.91
4.57
0.154
0.180
A3
3.89
4.50
0.153
0.177
B
0.41
0.56
0.016
0.022
B1
–
–
–
–
C
1.45
0.23
0.30
0.009
0.012
D
36.50
37.34
1.437
1.470
–
–
1.300
–
–
0.600
D2
33.02
E
15.24
E1
0.057
–
–
13.06
13.36
–
–
0.514
0.526
e
2.54
–
–
0.100
–
–
eA
14.99
–
–
0.590
–
–
eB
16.18
18.03
0.637
0.710
L
3.18
4.10
0.125
0.161
S
1.52
2.49
0.060
0.098
–
–
–
–
α
4°
11°
4°
11°
N
28
∅
7.11
0.280
28
Figure 8. FDIP28W - 28 pin Ceramic Frit-seal DIP, with window, Package Outline
A2
A3
A1
B1
B
A
L
e
α
eA
D2
C
eB
D
S
N
∅
E1
E
1
FDIPW-a
Drawing is not to scale.
12/16
Max
M27C256B
Table 14. PDIP28 - 28 pin Plastic DIP, 600 mils width, Package Mechanical Data
millimeters
inches
Symbol
Typ
Min
Max
Typ
A
4.445
0.1750
A1
0.630
0.0248
A2
3.810
B
0.450
0.0177
B1
1.270
0.0500
3.050
C
4.570
0.230
0.310
0.1500
Min
Max
0.1201
0.1799
0.0091
0.0122
D
36.830
36.580
37.080
1.4500
1.4402
1.4598
D2
33.020
–
–
1.3000
–
–
E
15.240
E1
13.720
12.700
14.480
0.5402
0.5000
0.5701
e1
2.540
–
–
0.1000
–
–
eA
15.000
14.800
15.200
0.5906
0.5827
0.5984
15.200
16.680
0.5984
0.6567
0.6000
eB
L
3.300
0.1299
S
1.78
2.08
0.070
0.082
α
0°
10°
0°
10°
N
28
28
Figure 9. PDIP28 - 28 pin Plastic DIP, 600 mils width, Package Outline
A2
A1
B1
B
A
L
e1
α
eA
D2
C
eB
D
S
N
E1
E
1
PDIP
Drawing is not to scale.
13/16
M27C256B
Table 15. PLCC32 - 32 lead Plastic Leaded Chip Carrier, Package Mechanical Data
millimeters
Symbol
Typ
inches
Min
Max
A
3.18
A1
Min
Max
3.56
0.125
0.140
1.53
2.41
0.060
0.095
A2
0.38
–
0.015
–
B
0.33
0.53
0.013
0.021
B1
0.66
0.81
0.026
CP
Typ
0.032
0.10
0.004
D
12.32
12.57
0.485
0.495
D1
11.35
11.51
0.447
0.453
D2
4.78
5.66
0.188
0.223
–
–
–
–
D3
7.62
0.300
E
14.86
15.11
0.585
0.595
E1
13.89
14.05
0.547
0.553
E2
6.05
6.93
0.238
0.273
E3
10.16
–
–
0.400
–
–
e
1.27
–
–
0.050
–
–
0.00
0.13
0.000
0.005
–
–
–
–
F
R
0.89
N
0.035
32
32
Figure 10. PLCC32 - 32 lead Plastic Leaded Chip Carrier, Package Outline
D
D1
A1
A2
1 N
B1
E2
E3
e
E1 E
F
B
0.51 (.020)
E2
1.14 (.045)
A
D3
R
D2
CP
D2
PLCC-A
Drawing is not to scale.
14/16
M27C256B
Table 16. TSOP28 - 28 lead Plastic Thin Small Outline, 8 x 13.4 mm, Package Mechanical Data
millimeters
Symbol
Typ
inches
Min
Max
Typ
Min
Max
A
1.250
0.0492
A1
0.200
0.0079
A2
0.950
1.150
0.0374
0.0453
B
0.170
0.270
0.0067
0.0106
C
0.100
0.210
0.0039
0.0083
CP
0.100
0.0039
D
13.200
13.600
0.5197
0.5354
D1
11.700
11.900
0.4606
0.4685
–
–
–
–
E
7.900
8.100
0.3110
0.3189
L
0.500
0.700
0.0197
0.0276
α
0°
5°
0°
5°
N
28
e
0.550
0.0217
28
Figure 11. TSOP28 - 28 lead Plastic Thin Small Outline, 8 x 13.4 mm, Package Outline
A2
N
1
e
E
B
N/2
D1
A
CP
D
DIE
C
TSOP-a
A1
α
L
Drawing is not to scale
15/16
M27C256B
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted
by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject
to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not
authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
The ST logo is registered trademark of STMicroelectronics
All other names are the property of their respective owners.
© 2002 STMicroelectronics - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States
www.st.com
16/16