LINER LT1810CS8 Single/dual 180mhz, 350v/ms rail-to-rail input and output low distortion op amp Datasheet

LT1809/LT1810
Single/Dual 180MHz, 350V/µs
Rail-to-Rail Input and Output
Low Distortion Op Amps
U
FEATURES
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
DESCRIPTIO
The LT®1809/LT1810 are single/dual low distortion railto-rail input and output op amps with a 350V/µs slew rate.
These amplifiers have a –3dB bandwidth of 320MHz at
unity-gain, a gain-bandwidth product of 180MHz (AV ≥ 10)
and an 85mA output current to fit the needs of low voltage,
high performance signal conditioning systems.
–3dB Bandwidth: 320MHz, AV = 1
Gain-Bandwidth Product: 180MHz, AV ≥ 10
Slew Rate: 350V/µs
Wide Supply Range: 2.5V to 12.6V
Large Output Current: 85mA
Low Distortion, 5MHz: – 90dBc
Input Common Mode Range Includes Both Rails
Output Swings Rail-to-Rail
Input Offset Voltage, Rail-to-Rail: 2.5mV Max
Common Mode Rejection: 89dB Typ
Power Supply Rejection: 87dB Typ
Open-Loop Gain: 100V/mV Typ
Shutdown Pin: LT1809
Single in 8-Pin SO and 6-Pin SOT-23 Packages
Dual in 8-Pin SO and MSOP Packages
Operating Temperature Range: – 40°C to 85°C
The LT1809/LT1810 have an input range that includes
both supply rails and an output that swings within 20mV
of either supply rail to maximize the signal dynamic range
in low supply applications.
The LT1809/LT1810 have very low distortion (–90dBc) up
to 5MHz that allows them to be used in high performance
data acquisition systems.
The LT1809/LT1810 maintain their performance for supplies from 2.5V to 12.6V and are specified at 3V, 5V and
±5V supplies. The inputs can be driven beyond the supplies without damage or phase reversal of the output.
U
APPLICATIO S
■
■
■
■
■
Driving A/D Converters
Low Voltage Signal Processing
Active Filters
Rail-to-Rail Buffer Amplifiers
Video Line Driver
The LT1809 is available in the 8-pin SO package with the
standard op amp pinout and the 6-pin SOT-23 package.
The LT1810 features the standard dual op amp pinout and
is available in 8-pin SO and MSOP packages. These
devices can be used as a plug-in replacement for many op
amps to improve input/output range and performance.
, LTC and LT are registered trademarks of Linear Technology Corporation.
U
Distortion vs Frequency
TYPICAL APPLICATIO
–40
–50
5V
5V
VIN
1VP-P
+
R3
49.9Ω
LT1809
+AIN
C1
470pF
–
–5V
–AIN
LTC®1420
PGA GAIN = 1
REF = 2.048V
12 BITS
10Msps
AV = +1
VIN = 2VP-P
VS = ±5V
–60
–70
RL = 100Ω, 2ND
–80
–90
RL = 100Ω, 3RD
RL = 1k, 3RD
–100
R2
1k
RL = 1k, 2ND
1809 TA01
–5V
R1
1k
•
•
•
DISTORTION (dB)
High Speed ADC Driver
–110
0.3
1
10
30
FREQUENCY (MHz)
1809 TA02
1
LT1809/LT1810
W W
W
AXI U
U
ABSOLUTE
RATI GS
(Note 1)
Total Supply Voltage (V + to V –) ........................... 12.6V
Input Voltage (Note 2) .............................................. ±VS
Input Current (Note 2) ........................................ ±10mA
Output Short-Circuit Duration (Note 3) ............ Indefinite
Operating Temperature Range (Note 4) .. – 40°C to 85°C
Specified Temperature Range (Note 5) ... – 40°C to 85°C
Junction Temperature ........................................... 150°C
Storage Temperature Range ................. – 65°C to 150°C
Lead Temperature (Soldering, 10 sec).................. 300°C
U
U
W
PACKAGE/ORDER I FOR ATIO
ORDER PART
NUMBER
TOP VIEW
6 V+
OUT 1
V– 2
5 SHDN
+IN 3
4 –IN
ORDER PART
NUMBER
TOP VIEW
SHDN 1
LT1809CS6
LT1809IS6
–IN 2
–
+
+IN 3
V– 4
8
NC
7
V+
6
OUT
5
NC
LT1809CS8
LT1809IS8
S8 PART MARKING
S6 PACKAGE
6-LEAD PLASTIC SOT-23
S6 PART MARKING
TJMAX = 150°C, θJA = 145°C/W (Note 9)
LTKY
LTUF
TJMAX = 150°C, θJA = 100°C/W (Note 9)
1809
1809I
ORDER PART
NUMBER
TOP VIEW
ORDER PART
NUMBER
TOP VIEW
OUT A
–IN A
+IN A
V–
1
2
3
4
8
7
6
5
V+
OUT B
–IN B
+IN B
MS8 PACKAGE
8-LEAD PLASTIC MSOP
TJMAX = 150°C, θJA = 130°C/W (Note 9)
S8 PACKAGE
8-LEAD PLASTIC SO
8 V+
OUT A 1
LT1810CMS8
LT1810IMS8
–IN A 2
V– 4
MS8 PART MARKING
LTRF
LTTQ
LT1810CS8
LT1810IS8
7 OUT B
A
+IN A 3
6 –IN B
B
5 +IN B
S8 PART MARKING
S8 PACKAGE
8-LEAD PLASTIC SO
1810
1810I
TJMAX = 150°C, θJA = 100°C/W (Note 9)
Consult factory for parts specified with wider operating temperature ranges.
ELECTRICAL CHARACTERISTICS
TA = 25°C. VS = 5V, 0V; VS = 3V, 0V; VSHDN = open; VCM = VOUT = half supply, unless otherwise noted.
SYMBOL PARAMETER
CONDITIONS
VOS
Input Offset Voltage
∆VOS
Input Offset Shift
VCM = V + LT1809 SO-8
VCM = V – LT1809 SO-8
VCM = V +
VCM = V –
VCM = V – to V + LT1809 SO-8
VCM = V – to V +
MIN
Input Offset Voltage Match (Channel-to-Channel) (Note 10)
IB
∆IB
Input Bias Current
Input Bias Current Shift
Input Bias Current Match (Channel-to-Channel) (Note 10)
2
VCM = V +
VCM = V – + 0.2V
VCM = V – + 0.2V to V +
VCM = V +
VCM = V – + 0.2V
– 27.5
TYP
MAX
UNITS
0.6
0.6
0.6
0.6
2.5
2.5
3.0
3.0
mV
mV
mV
mV
0.3
0.3
2.0
2.5
mV
mV
0.7
6
mV
1.8
–13
8
µA
µA
14.8
35.5
µA
0.1
0.2
4
8
µA
µA
LT1809/LT1810
ELECTRICAL CHARACTERISTICS
TA = 25°C. VS = 5V, 0V; VS = 3V, 0V; VSHDN = open; VCM = VOUT = half supply, unless otherwise noted.
SYMBOL PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
IOS
Input Offset Current
VCM
VCM = V – + 0.2V
0.05
0.2
1.2
4
µA
µA
∆IOS
Input Offset Current Shift
VCM = V – + 0.2V to V +
0.25
5.2
µA
en
Input Noise Voltage Density
f = 10kHz
in
Input Noise Current Density
f = 10kHz
CIN
Input Capacitance
AVOL
Large-Signal Voltage Gain
VS = 5V, VO = 0.5V to 4.5V, RL = 1k to VS/2
VS = 5V, VO = 1V to 4V, RL = 100Ω to VS/2
VS = 3V, VO = 0.5V to 2.5V, RL = 1k to VS/2
CMRR
Common Mode Rejection Ratio
CMRR Match (Channel-to-Channel) (Note 10)
= V+
nV/√Hz
5
pA/√Hz
2
pF
25
4
15
80
10
42
V/mV
V/mV
V/mV
VS = 5V, VCM = V – to V +
VS = 3V, VCM = V – to V +
66
61
82
78
dB
dB
VS = 5V, VCM = V – to V +
VS = 3V, VCM = V – to V +
60
55
82
78
dB
dB
V–
Input Common Mode Range
PSRR
16
V+
V
Power Supply Rejection Ratio
VS = 2.5V to 10V, VCM = 0V
71
87
dB
PSRR Match (Channel-to-Channel) (Note 10)
VS = 2.5V to 10V, VCM = 0V
65
87
dB
Minimum Supply Voltage (Note 6)
2.3
2.5
V
VOL
Output Voltage Swing LOW (Note 7)
No Load
ISINK = 5mA
ISINK = 25mA
12
50
180
50
120
375
mV
mV
mV
VOH
Output Voltage Swing HIGH (Note 7)
No Load
ISOURCE = 5mA
ISOURCE = 25mA
20
80
330
80
180
650
mV
mV
mV
ISC
Short-Circuit Current
VS = 5V
VS = 3V
IS
Supply Current per Amplifier
ISHDN
±45
±35
±85
±70
mA
mA
12.5
17
mA
Supply Current, Shutdown
VS = 5V, VSHDN = 0.3V
VS = 3V, VSHDN = 0.3V
0.55
0.31
1.25
0.90
mA
mA
SHDN Pin Current
VS = 5V, VSHDN = 0.3V
VS = 3V, VSHDN = 0.3V
420
220
750
500
µA
µA
Output Leakage Current, Shutdown
VSHDN = 0.3V
0.1
75
µA
0.3
V
VL
SHDN Pin Input Voltage Low
VH
SHDN Pin Input Voltage High
tON
Turn-On Time
VSHDN = 0.3V to 4.5V, RL = 100
tOFF
Turn-Off Time
VSHDN = 4.5V to 0.3V, RL = 100
50
ns
GBW
Gain-Bandwidth Product
Frequency = 2MHz
160
MHz
SR
Slew Rate
VS = 5V, AV = –1, RL = 1k, VO = 4VP-P
300
V/µs
FPBW
Full Power Bandwidth
VS = 5V, VOUT = 4VP-P
23.5
MHz
THD
Total Harmonic Distortion
VS = 5V, AV = 1, RL = 1k, VO = 2VP-P, fC = 5MHz
– 86
dB
tS
Settling Time
0.1%, VS = 5V, VSTEP = 2V, AV = – 1, RL = 500Ω
27
ns
∆G
Differential Gain (NTSC)
VS = 5V, AV = 2, RL = 150Ω
0.015
%
∆θ
Differential Phase (NTSC)
VS = 5V, AV = 2, RL = 150Ω
0.05
Deg
VS – 0.5
V
80
ns
3
LT1809/LT1810
ELECTRICAL CHARACTERISTICS
The ● denotes the specifications which apply over the 0°C ≤ TA ≤ 70°C
temperature range. VS = 5V, 0V; VS = 3V, 0V; VSHDN = open; VCM = VOUT = half supply, unless otherwise noted.
SYMBOL PARAMETER
CONDITIONS
TYP
MAX
VOS
Input Offset Voltage
VCM = V + LT1809 SO-8
VCM = V – LT1809 SO-8
VCM = V +
VCM = V –
●
●
●
●
1
1
1
1
3.0
3.0
3.5
3.5
mV
mV
mV
mV
VOS TC
Input Offset Voltage Drift (Note 8)
VCM = V +
VCM = V –
●
●
9
9
25
25
µV/°C
µV/°C
∆VOS
Input Offset Voltage Shift
VCM = V – to V + LT1809 SO-8
VCM = V – to V +
●
●
0.5
0.5
2.5
3.0
mV
mV
Input Offset Voltage Match (Channel-to-Channel)
(Note 10)
VCM = V –, VCM = V +
●
1.2
6.5
mV
Input Bias Current
VCM = V + – 0.2V
VCM = V – + 0.4V
●
●
2
–14
10
µA
µA
Input Bias Current Shift
VCM = V – + 0.4V to V + – 0.2V
●
16
40
µA
Input Bias Current Match (Channel-to-Channel)
(Note 10)
VCM = V + – 0.2V
VCM = V – + 0.4V
●
●
0.1
0.5
5
10
µA
µA
IOS
Input Offset Current
VCM = V + – 0.2V
VCM = V – + 0.4V
●
●
0.05
0.40
1.5
4.5
µA
µA
∆IOS
Input Offset Current Shift
VCM = V – + 0.4V to V + – 0.2V
●
0.45
6
µA
AVOL
Large-Signal Voltage Gain
VS = 5V, VO = 0.5V to 4.5V, RL = 1k to VS/2
VS = 5V, VO = 1V to 4V, RL = 100Ω to VS/2
VS = 3V, VO = 0.5V to 2.5V, RL = 1k to VS/2
●
●
●
20
3.5
12
75
8.5
40
V/mV
V/mV
V/mV
CMRR
Common Mode Rejection Ratio
VS = 5V, VCM = V – to V +
VS = 3V, VCM = V – to V +
●
●
64
60
80
75
dB
dB
CMRR Match (Channel-to-Channel) (Note 10)
VS = 5V, VCM = V –, VCM = V +
VS = 3V, VCM = V –, VCM = V +
●
●
58
54
80
75
dB
dB
●
V–
IB
∆IB
Input Common Mode Range
PSRR
MIN
– 30
Power Supply Rejection Ratio
VS = 2.5V to 10V, VCM = 0V
●
70
PSRR Match (Channel-to-Channel) (Note 10)
VS = 2.5V to 10V, VCM = 0V
●
64
Minimum Supply Voltage (Note 6)
V+
83
UNITS
V
dB
83
dB
●
2.3
2.5
V
VOL
Output Voltage Swing LOW (Note 7)
No Load
ISINK = 5mA
ISINK = 25mA
●
●
●
12
55
200
60
140
400
mV
mV
mV
VOH
Output Voltage Swing HIGH (Note 7)
No Load
ISOURCE = 5mA
ISOURCE = 25mA
●
●
●
50
110
370
120
220
700
mV
mV
mV
ISC
Short-Circuit Current
VS = 5V
VS = 3V
●
●
IS
Supply Current per Amplifier
ISHDN
±40
±30
mA
mA
●
15
20
mA
Supply Current, Shutdown
VS = 5V, VSHDN = 0.3V
VS = 3V, VSHDN = 0.3V
●
●
0.58
0.35
1.4
1.1
mA
mA
SHDN Pin Current
VS = 5V, VSHDN = 0.3V
VS = 3V, VSHDN = 0.3V
●
●
420
220
850
550
µA
µA
Output Leakage Current, Shutdown
VSHDN = 0.3V
●
2
VL
SHDN Pin Input Voltage Low
●
VH
SHDN Pin Input Voltage High
● VS – 0.5
4
±75
±65
µA
0.3
V
V
LT1809/LT1810
ELECTRICAL CHARACTERISTICS
The ● denotes the specifications which apply over the 0°C ≤ TA ≤ 70°C
temperature range. VS = 5V, 0V; VS = 3V, 0V; VSHDN = open; VCM = VOUT = half supply, unless otherwise noted.
SYMBOL PARAMETER
CONDITIONS
tON
VSHDN = 0.3V to 4.5V, RL = 100
●
Turn-On Time
MIN
TYP
MAX
80
UNITS
ns
tOFF
Turn-Off Time
VSHDN = 4.5V to 0.3V, RL = 100
●
50
ns
GBW
Gain-Bandwidth Product
Frequency = 2MHz
●
145
MHz
SR
Slew Rate
VS = 5V, AV = –1, RL = 1k, VO = 4VP-P
●
250
V/µs
FPBW
Full Power Bandwidth
VS = 5V, VOUT = 4VP-P
●
20
MHz
The ● denotes the specifications which apply over the – 40°C ≤ TA ≤ 85°C temperature range. VS = 5V, 0V; VS = 3V, 0V; VSHDN = open;
VCM = VOUT = half supply, unless otherwise noted. (Note 5)
SYMBOL PARAMETER
CONDITIONS
VOS
Input Offset Voltage
VOS TC
Input Offset Voltage Drift (Note 8)
∆VOS
Input Offset Voltage Shift
VCM = V + LT1809 SO-8
VCM = V – LT1809 SO-8
VCM = V +
VCM = V –
VCM = V +
VCM = V –
VCM = V – to V+ LT1809 SO-8
VCM = V –
VCM = V +, VCM = V –
VCM = V + – 0.2V
VCM = V – + 0.4V
●
●
Input Bias Current Shift
VCM = V – + 0.4V to V + – 0.2V
Input Bias Current Match (Channel-to-Channel)
(Note 10)
VCM = V +
VCM = V –
VCM = V +
VCM = V –
VCM = V –
Input Offset Voltage Match (Channel-to-Channel)
(Note 10)
IB
∆IB
Input Bias Current
MIN
TYP
MAX
UNITS
●
●
●
●
1
1
1
1
3.5
3.5
4.0
4.0
mV
mV
mV
mV
●
●
9
9
25
25
µV/°C
µV/°C
●
●
0.5
0.5
3.0
3.5
mV
mV
●
1.2
7
mV
2
–17
12
µA
µA
●
19
47
µA
– 0.2V
+ 0.4V
●
●
0.2
0.6
6
12
µA
µA
– 0.2V
+ 0.4V
●
●
0.08
0.5
2
6
µA
µA
+ 0.4V to V + – 0.2V
●
0.58
7.5
– 35
IOS
Input Offset Current
∆IOS
Input Offset Current Shift
AVOL
Large-Signal Voltage Gain
VS = 5V, VO = 0.5V to 4.5V, RL = 1k to VS/2
VS = 5V, VO = 1V to 4V, RL = 100Ω to VS/2
VS = 3V, VO = 0.5V to 2.5V, RL = 1k to VS/2
●
●
●
17
2.5
10
60
7
35
V/mV
V/mV
V/mV
CMRR
Common Mode Rejection Ratio
VS = 5V, VCM = V – to V +
VS = 3V, VCM = V – to V +
●
●
63
58
80
75
dB
dB
CMRR Match (Channel-to-Channel) (Note 10)
VS = 5V, VCM = V – to V +
VS = 3V, VCM = V – to V +
●
●
57
52
78
72
dB
dB
●
V–
Input Common Mode Range
PSRR
Power Supply Rejection Ratio
VS = 2.5V to 10V, VCM = 0V
●
69
PSRR Match (Channel-to-Channel) (Note 10)
VS = 2.5V to 10V, VCM = 0V
●
63
Minimum Supply Voltage (Note 6)
V+
83
µA
V
dB
83
dB
●
2.3
2.5
V
VOL
Output Voltage Swing LOW (Note 7)
No Load
ISINK = 5mA
ISINK = 25mA
●
●
●
18
60
210
70
150
450
mV
mV
mV
VOH
Output Voltage Swing HIGH (Note 7)
No Load
ISOURCE = 5mA
ISOURCE = 25mA
●
●
●
55
120
375
130
240
750
mV
mV
mV
ISC
Short-Circuit Current
VS = 5V
VS = 3V
●
●
IS
Supply Current per Amplifier
Supply Current, Shutdown
VS = 5V, VSHDN = 0.3V
VS = 3V, VSHDN = 0.3V
±30
±25
±70
±60
mA
mA
●
15
21
mA
●
●
0.58
0.35
1.5
1.2
mA
mA
5
LT1809/LT1810
ELECTRICAL CHARACTERISTICS
The ● denotes the specifications which apply over the – 40°C ≤ TA ≤ 85°C temperature range. VS = 5V, 0V; VS = 3V, 0V; VSHDN = open;
VCM = VOUT = half supply, unless otherwise noted. (Note 5)
SYMBOL PARAMETER
CONDITIONS
TYP
MAX
UNITS
ISHDN
SHDN Pin Current
VS = 5V, VSHDN = 0.3V
VS = 3V, VSHDN = 0.3V
●
●
MIN
420
220
900
600
µA
µA
Output Leakage Current, Shutdown
VSHDN = 0.3V
●
3
µA
VL
SHDN Pin Input Voltage Low
●
0.3
V
VH
SHDN Pin Input Voltage High
● VS – 0.5
tON
Turn-On Time
VSHDN = 0.3V to 4.5V, RL = 100
●
80
ns
tOFF
Turn-Off Time
VSHDN = 4.5V to 0.3V, RL = 100
●
50
ns
GBW
Gain-Bandwidth Product
Frequency = 2MHz
●
140
MHz
SR
Slew Rate
VS = 5V, AV = -1, RL = 1k, VO = 4VP-P
●
180
V/µs
FPBW
Full Power Bandwidth
VS = 5V, VOUT = 4VP-P
●
14
MHz
V
TA = 25°C. VS = ±5V, VSHDN = open, VCM = 0V, VOUT = 0V, unless otherwise noted.
SYMBOL PARAMETER
CONDITIONS
VOS
Input Offset Voltage
∆VOS
Input Offset Voltage Shift
VCM = V + LT1809 SO-8
VCM = V – LT1809 SO-8
VCM = V +
VCM = V –
VCM = V – to V + LT1809 SO-8
VCM = V – to V +
VCM = V +, VCM = V –
Input Offset Voltage Match (Channel-to-Channel)
(Note 10)
IB
∆IB
Input Bias Current
VCM = V +
VCM = V – + 0.2V
MIN
– 30
TYP
MAX
UNITS
0.8
0.8
0.8
0.8
3.0
3.0
3.5
3.5
mV
mV
mV
mV
0.35
0.35
2.5
3.0
mV
mV
1
6
mV
2
–12.5
10
µA
µA
Input Bias Current Shift
VCM = V – + 0.2V to V +
14.5
40
µA
Input Bias Current Match (Channel-to-Channel)
(Note 10)
VCM = V+
VCM = V – + 0.2V
VCM = V+
VCM = V – + 0.2V
VCM = V – + 0.2V to V +
0.1
0.4
5
10
µA
µA
0.05
0.40
2
5
µA
µA
0.45
7
µA
IOS
Input Offset Current
∆IOS
Input Offset Current Shift
en
Input Noise Voltage Density
f = 10kHz
16
nV/√Hz
in
Input Noise Current Density
f = 10kHz
5
pA/√Hz
CIN
Input Capacitance
f = 100kHz
2
pF
AVOL
Large-Signal Voltage Gain
VO = – 4V to 4V, RL = 1k
VO = – 2.5V to 2.5V, RL = 100Ω
30
4.5
100
12
V/mV
V/mV
CMRR
Common Mode Rejection Ratio
VCM = V – to V +
70
89
dB
CMRR Match (Channel-to-Channel) (Note 10)
VCM = V – to V +
64
89
V–
Input Common Mode Range
dB
V+
V
Power Supply Rejection Ratio
V + = 2.5V to 10V, V – = 0V
71
87
dB
PSRR Match (Channel-to-Channel) (Note 10)
V + = 2.5V to 10V, V – = 0V
65
90
dB
VOL
Output Voltage Swing LOW (Note 7)
No Load
ISINK = 5mA
ISINK = 25mA
12
50
180
60
140
425
mV
mV
mV
VOH
Output Voltage Swing HIGH (Note 7)
No Load
ISOURCE = 5mA
ISOURCE = 25mA
35
90
310
100
200
700
mV
mV
mV
PSRR
6
LT1809/LT1810
ELECTRICAL CHARACTERISTICS
TA = 25°C. VS = ±5V, VSHDN = open, VCM = 0V, VOUT = 0, unless otherwise noted.
SYMBOL PARAMETER
ISC
Short-Circuit Current
IS
Supply Current per Amplifier
ISHDN
VL
CONDITIONS
MIN
TYP
±55
±85
MAX
UNITS
mA
15
20
mA
Supply Current, Shutdown
VSHDN = 0.3V
0.6
1.3
mA
SHDN Pin Current
VSHDN = 0.3V
420
750
µA
Output Leakage Current, Shutdown
VSHDN = 0.3V
0.1
75
µA
0.3
V
SHDN Pin Input Voltage Low
V+
VH
SHDN Pin Input Voltage High
– 0.5
V
tON
Turn-On Time
VSHDN = 0.3V to 4.5V, RL = 100
80
ns
tOFF
Turn-Off Time
VSHDN = 4.5V to 0.3V, RL = 100
50
ns
GBW
Gain-Bandwidth Product
Frequency = 2MHz
110
180
MHz
SR
Slew Rate
AV = –1, RL = 1k, VO = ±4V,
Measured at VO = ±3V
175
350
V/µs
FPBW
Full Power Bandwidth
VOUT = 8VP-P
14
MHz
THD
Total Harmonic Distortion
AV = 1, RL = 1k, VO = 2VP-P, fC = 5MHz
– 90
dB
tS
Settling Time
0.1%, VSTEP = 8V, AV = – 1, RL = 500Ω
34
ns
∆G
Differential Gain (NTSC)
AV = 2, RL = 150Ω
0.01
%
∆θ
Differential Phase (NTSC)
AV = 2, RL = 150Ω
0.01
Deg
The ● denotes the specifications which apply over the 0°C ≤ TA ≤ 70°C temperature range. VS = ±5V, VSHDN = open, VCM = 0V,
VOUT = 0V, unless otherwise noted.
SYMBOL PARAMETER
CONDITIONS
TYP
MAX
UNITS
VOS
Input Offset Voltage
VCM = V + LT1809 SO-8
VCM = V – LT1809 SO-8
VCM = V +
VCM = V –
●
●
●
●
1
1
1
1
3.25
3.25
3.75
3.75
mV
mV
mV
mV
VOS TC
Input Offset Voltage Drift (Note 8)
VCM = V +
VCM = V –
●
●
10
10
25
25
∆VOS
Input Offset Voltage Shift
VCM = V – to V + LT1809 SO-8
VCM = V – to V +
●
●
0.5
0.5
2.75
3.25
mV
mV
Input Offset Voltage Match (Channel-to-Channel)
(Note 10)
VCM = V – to V +
●
1.2
6.5
mV
Input Bias Current
VCM = V + – 0.2V
VCM = V – + 0.4V
●
●
2.5
–15
12.5
µA
µA
VCM = V – + 0.4V to V + – 0.2V
IB
∆IB
MIN
– 37.5
µV/°C
µV/°C
●
17.5
50
µA
Input Bias Current Match (Channel-to-Channel)
(Note 10)
= V + – 0.2V
VCM
VCM = V – + 0.4V
●
●
0.1
0.5
6
12
µA
µA
IOS
Input Offset Current
VCM = V + – 0.2V
VCM = V – + 0.4V
●
●
0.06
0.5
2.25
6
µA
µA
∆IOS
Input Offset Current Shift
VCM = V – + 0.4V to V + – 0.2V
●
0.56
8.25
µA
AVOL
Large-Signal Voltage Gain
VO = – 4V to 4V, RL = 1k
VO = – 2.5V to 2.5V, RL = 100Ω
●
●
27
3.5
80
10
V/mV
V/mV
CMRR
Common Mode Rejection Ratio
VCM = V – to V +
●
69
86
dB
CMRR Match (Channel-to-Channel) (Note 10)
VCM = V – to V +
●
63
86
●
V–
Input Bias Current Shift
Input Common Mode Range
dB
V+
V
7
LT1809/LT1810
ELECTRICAL CHARACTERISTICS
The ● denotes the specifications which apply over the 0°C ≤ TA ≤ 70°C
temperature range. VS = ±5V, VSHDN = open, VCM = 0V, VOUT = 0V, unless otherwise noted.
SYMBOL PARAMETER
CONDITIONS
PSRR
MIN
TYP
MAX
UNITS
Power Supply Rejection Ratio
V + = 2.5V to 10V, V –
= 0V
●
70
83
dB
PSRR Match (Channel-to-Channel) (Note 10)
V + = 2.5V to 10V, V – = 0V
●
64
83
dB
VOL
Output Voltage Swing LOW (Note 7)
No Load
ISINK = 5mA
ISINK = 25mA
●
●
●
20
50
210
80
160
475
mV
mV
mV
VOH
Output Voltage Swing HIGH (Note 7)
No Load
ISOURCE = 5mA
ISOURCE = 25mA
●
●
●
60
120
370
140
240
750
mV
mV
mV
ISC
Short-Circuit Current
●
IS
Supply Current per Amplifier
●
ISHDN
±45
±75
17.5
mA
25
mA
Supply Current, Shutdown
VSHDN= 0.3V
●
0.6
1.5
mA
SHDN Pin Current
VSHDN = 0.3V
●
420
850
µA
Output Leakage Current, Shutdown
VSHDN = 0.3V
●
3
VL
SHDN Pin Input Voltage Low
●
VH
SHDN Pin Input Voltage High
●
tON
Turn-On Time
VSHDN = 0.3V to 4.5V, RL = 100
●
µA
0.3
V+ – 0.5
V
V
80
ns
tOFF
Turn-Off Time
VSHDN = 4.5V to 0.3V, RL = 100
●
50
ns
GBW
Gain-Bandwidth Product
Frequency = 2MHz
●
85
170
MHz
SR
Slew Rate
AV = –1, RL = 1k, VO = ±4V,
Measured at VO = ±3V
●
140
300
V/µs
FPBW
Full Power Bandwidth
VOUT = 8VP-P
●
12
MHz
The ● denotes the specifications which apply over the – 40°C ≤ TA ≤ 85°C temperature range. VS = ±5V, VSHDN = open, VCM = 0V,
VOUT = 0V, unless otherwise noted. (Note 5)
SYMBOL PARAMETER
CONDITIONS
= V+
MIN
TYP
MAX
UNITS
mV
mV
mV
mV
VOS
Input Offset Voltage
VCM
LT1809 SO-8
VCM = V – LT1809 SO-8
VCM = V +
VCM = V –
●
●
●
●
1
1
1
1
3.75
3.75
4.25
4.25
VOS TC
Input Offset Voltage Drift (Note 8)
VCM = V +
VCM = V –
●
●
10
10
25
25
∆VOS
Input Offset Voltage Shift
VCM = V – to V + LT1809 SO-8
VCM = V – to V +
●
●
0.5
0.5
3.00
3.75
mV
mV
Input Offset Voltage Match (Channel-to-Channel)
(Note 10)
VCM = V – to V +
●
1.2
7.5
mV
Input Bias Current
VCM = V + – 0.2V
VCM = V – + 0.4V
●
●
2.8
–17
14
µA
µA
Input Bias Current Shift
VCM = V – + 0.4V to V + – 0.2V
●
19.8
59
µA
Input Bias Current Match (Channel-to-Channel)
(Note 10)
VCM = V + – 0.2V
VCM = V – + 0.4V
●
●
0.1
0.6
7
14
µA
µA
IOS
Input Offset Current
VCM = V + – 0.2V
VCM = V – + 0.4V
●
●
0.08
0.6
2.5
8
µA
µA
∆IOS
Input Offset Current Shift
VCM = V – + 0.4V to V + – 0.2V
●
0.68
10.5
µA
AVOL
Large-Signal Voltage Gain
VO = – 4V to 4V, RL = 1k
VO = – 2.5V to 2.5V, RL = 100Ω
●
●
IB
∆IB
8
– 45
22
3
70
10
µV/°C
µV/°C
V/mV
V/mV
LT1809/LT1810
ELECTRICAL CHARACTERISTICS
The ● denotes the specifications which apply over the – 40°C ≤ TA ≤ 85°C
temperature range. VS = ±5V, VSHDN = open, VCM = 0V, VOUT = 0V, unless otherwise noted. (Note 5)
SYMBOL PARAMETER
MIN
TYP
68
86
●
62
86
●
V–
Power Supply Rejection Ratio
V + = 2.5V to 10V, V – = 0V
●
69
83
dB
PSRR Match (Channel-to-Channel) (Note 10)
V + = 2.5V to 10V, V – = 0V
●
63
83
dB
VOL
Output Voltage Swing LOW (Note 7)
No Load
ISINK = 5mA
ISINK = 25mA
●
●
●
23
60
220
100
170
525
mV
mV
mV
VOH
Output Voltage Swing HIGH (Note 7)
No Load
ISOURCE = 5mA
ISOURCE = 25mA
●
●
●
75
130
375
160
260
775
mV
mV
mV
ISC
Short-Circuit Current
●
IS
Supply Current per Amplifier
●
19
CMRR
Common Mode Rejection Ratio
CMRR Match (Channel-to-Channel) (Note 10)
CONDITIONS
VCM
= V–
to V +
●
VCM
= V–
to V +
Input Common Mode Range
PSRR
ISHDN
±30
MAX
UNITS
dB
dB
V+
±75
V
mA
25
mA
Supply Current, Shutdown
VSHDN = 0.3V
●
0.65
1.6
mA
SHDN Pin Current
VSHDN = 0.3V
●
420
900
µA
Output Leakage Current, Shutdown
VSHDN = 0.3V
●
4
VL
SHDN Pin Input Voltage Low
●
VH
SHDN Pin Input Voltage High
●
tON
Turn-On Time
VSHDN = 0.3V to 4.5V, RL = 100
●
µA
0.3
V+ – 0.5
V
V
80
ns
tOFF
Turn-Off Time
VSHDN = 4.5V to 0.3V, RL = 100
●
50
ns
GBW
Gain-Bandwidth Product
Frequency = 2MHz
●
80
160
MHz
SR
Slew Rate
AV = – 1, RL = 1k, VO = ±4V,
Measured at VO = ±3V
●
110
220
V/µs
FPBW
Full Power Bandwidth
VOUT = 8VP-P
●
8.5
MHz
Note 1: Absolute Maximum Ratings are those values beyond which the life
of a device may be impaired.
Note 2: The inputs are protected by back-to-back diodes. If the differential
input voltage exceeds 1.4V, the input current should be limited to less than
10mA.
Note 3: A heat sink may be required to keep the junction temperature
below the absolute maximum rating when the output is shorted
indefinitely.
Note 4: The LT1809C/LT1809I and LT1810C/LT1810I are guaranteed
functional over the operating temperature range of – 40°C and 85°C.
Note 5: The LT1809C/LT1810C are guaranteed to meet specified
performance from 0°C to 70°C. The LT1809C/LT1810C are designed,
characterized and expected to meet specified performance from – 40°C
to 85°C but are not tested or QA sampled at these temperatures. The
LT1809I/LT1810I are guaranteed to meet specified performance from
– 40°C to 85°C.
Note 6: Minimum supply voltage is guaranteed by power supply rejection
ratio test.
Note 7: Output voltage swings are measured between the output and
power supply rails.
Note 8: This parameter is not 100% tested.
Note 9: Thermal resistance varies depending upon the amount of PC board
metal attached to the V – pin of the device. θJA is specified for a certain
amount of 2oz of copper metal trace connecting to the V – pin as described
in the thermal resistance tables in the Applications Information section.
Note 10: Matching parameters are the difference between the two
amplifiers of the LT1810.
9
LT1809/LT1810
U W
TYPICAL PERFOR A CE CHARACTERISTICS
VOS Distribution, VCM = 0V
(PNP Stage)
VOS Distribution, VCM = 5V
(NPN Stage)
50
25
VS = 5V, 0V
VS = 5V, 0V
VS = 5V, 0V
30
20
10
20
PERCENT OF UNITS (%)
40
PERCENT OF UNITS (%)
PERCENT OF UNITS (%)
40
0
30
20
10
2
–1
0
1
–2
INPUT OFFSET VOLTAGE (mV)
–3
0
3
–3
2
–1
0
1
–2
INPUT OFFSET VOLTAGE (mV)
0
3
2.0
1.5
TA = –55°C
10
TA = 125°C
1.0
0.5
TA = 25°C
0
–0.5
TA = –55°C
5
–1.0
–1.5
0
1
2 3 4 5 6 7 8
TOTAL SUPPLY VOLTAGE (V)
9
10
1
0
2
3
4
INPUT COMMON MODE VOLTAGE (V)
1809 G04
10
VS = 5V, 0V
1
VCM = 5V
–1
–3
–5
–7
VCM = 0V
–9
–11
–13
–15
–50 –35 –20 –5 10 25 40 55
TEMPERATURE (°C)
70
85
1809 G07
10
TA = –55°C
–5
–10
TA = –55°C
–15
TA = 25°C
TA = 125°C
–20
–30
–1
5
0
4
5
1
3
2
COMMON MODE VOLTAGE (V)
Output Saturation Voltage
vs Load Current (Output High)
10
VS = 5V, 0V
1
0.1
TA = 125°C
0.01
0.001
0.01
TA = –55°C
TA = 25°C
0.1
1
10
LOAD CURRENT (mA)
6
1809 G06
Output Saturation Voltage
vs Load Current (Output Low)
OUTPUT LOW SATURATION VOLTAGE (V)
INPUT BIAS CURRENT (µA)
3
TA = 125°C
1809 G05
Input Bias Current vs Temperature
5
TA = 25°C
0
–25
OUTPUT HIGH SATURATION VOLTAGE (V)
0
VS = 5V, 0V
5
INPUT BIAS CURRENT (µA)
OFFSET VOLTAGE (mV)
TA = 25°C
1
Input Bias Current
vs Common Mode Voltage
VS = 5V, 0V
TYPICAL PART
20
TA = 125°C
–1 –0.75 –0.5 –0.25 0 0.25 0.5 0.75
INPUT OFFSET VOLTAGE (mV)
1809 G03
Offset Voltage
vs Input Common Mode
25
10
10
1809 G02
Supply Current vs Supply Voltage
15
15
5
1809 G01
SUPPLY CURRENT (mA)
∆VOS Shift for VCM = 0V to 5V
50
100
1809 G08
VS = 5V, 0V
1
0.1
TA = 125°C
TA = 25°C
0.01
TA = –55°C
0.001
0.01
0.1
1
10
LOAD CURRENT (mA)
100
1809 G09
LT1809/LT1810
U W
TYPICAL PERFOR A CE CHARACTERISTICS
Minimum Supply Voltage
0.4
TA = –55°C
0
TA = 125°C
–0.2
–0.4
TA = 25°C
–0.6
–0.8
–1.0
1.5
2.0
5.0
2.5 3.0 3.5
4.0 4.5
TOTAL SUPPLY VOLTAGE (V)
TA = 25°C
TA = –55°C
100
80
TA = 125°C
60
40
“SINKING”
20
0
–20
“SOURCING”
–40
TA = –55°C
–60
TA = 125°C
TA = 25°C
–100
1.5
4.0 4.5
2.0 2.5 3.0 3.5
POWER SUPPLY VOLTAGE (±V)
VS = 5V, 0V
TA = 25°C
–250
–300
RL = 1k
0
–0.5
–1.0
–400
–2.0
RL = 100Ω
3
4
2
SHDN PIN VOLTAGE (V)
0.5
1.5
2.0
1.0
OUTPUT VOLTAGE (V)
RL = 1k
–0.5
–1.0
–1.5
2.5
RL = 100Ω
RL = 100Ω
0
1
3
2
OUTPUT VOLTAGE (V)
5
TA = 125°C
0
TA = –55°C
–5
–10
5
Warm-Up Drift vs Time (LT1809S8)
VS = ±5V
TA = 25°C
4
1809 G15
180
TA = 25°C
160
VS = ±5V
140
120
100
80
VS = 5V, 0V
60
VS = 3V, 0V
40
20
–2.0
–2.5
–1.0
3.0
10
OFFSET VOLTAGE (mV)
INPUT VOLTAGE (mV)
0
–0.5
–1.5
CHANGE IN OFFSET VOLTAGE (µV)
VS = ±5V
1.0
RL = 1k
0
Offset Voltage vs Output Current
15
1.5
0.5
0.5
1809 G14
Open-Loop Gain
2.0
1.0
–2.5
0
5
VS = 5V, 0V
2.0
–2.0
1809 G13
2.5
2.5
–2.5
1
5
4
3
2
SHDN PIN VOLTAGE (V)
1.5
0.5
–1.5
0
1
1809 G12
VS = 3V, 0V
1.0
–350
–450
TA = –55°C
0
INPUT VOLTAGE (mV)
INPUT VOLTAGE (mV)
SHDN PIN CURRENT (µA)
TA = 125°C
–200
4
0
5.0
1.5
TA = –55°C
6
Open-Loop Gain
2.0
–50
–100
TA = 25°C
8
Open-Loop Gain
2.5
–150
12
10
1809 G11
SHDN Pin Current
vs SHDN Pin Voltage
0
TA = 125°C
14
2
–80
1809 G10
50
VS = 5V, 0V
16
SUPPLY CURRENT (mA)
0.6
0.2
18
120
VCM = V– + 0.5V
0.8
OUTPUT SHORT-CIRCUIT CURRENT (mA)
CHANGE IN OFFSET VOLTAGE (mV)
1.0
Supply Current
vs SHDN Pin Voltage
Output Short-Circuit Current
vs Power Supply Voltage
–5 –4 –3 –2 –1 0 1 2 3
OUTPUT VOLTAGE (V)
4
5
1809 G16
–15
–100 –80 –60 –40 –20 0 20 40 60 80 100
OUTPUT CURRENT (mA)
1809 G17
0
0
20
40 60 80 100 120 140 160
TIME AFTER POWER UP (SEC)
1809 G18
11
LT1809/LT1810
U W
TYPICAL PERFOR A CE CHARACTERISTICS
Input Noise Voltage vs Frequency
100
20
VS = 5V, 0V
90
70
60
50
NPN ACTIVE
VCM = 4.5V
40
30
PNP ACTIVE
VCM = 2.5V
12
8
PNP ACTIVE
VCM = 2.5V
4
NPN ACTIVE
VCM = 4.5V
10
0
0.1
100
0.1
1
10
FREQUENCY (kHz)
100
45
180
GAIN BANDWIDTH
200
160
40
35
30
PHASE
VS = ±5V
40
VS = ±5V
20
20
VS = 3V, 0V
0
10
50
25
0
75
TEMPERATURE (°C)
100
–10
CL = 5pF
RL = 1k
1M
10M
100M
FREQUENCY (Hz)
1G
1809 G22
12
75
50
25
TEMPERATURE (°C)
0
100
125
1809 G25
Closed-Loop Gain vs Frequency
15
AV = +1
12
AV = +2
9
6
VS = 3V
3
0
VS = ±5V
–3
–6
–20
–20
100k
50
– 55 – 25
125
6
GAIN
0
AV = 1
RF = RG = 1k
RL = 1k
RISING AND FALLING
SLEW RATE
100
9
60
GAIN (dB)
GAIN (dB)
12
80
PHASE (DEG)
30
200
Closed-Loop Gain vs Frequency
15
100
VS = 3V, 0V
250
1809 G24
Gain and Phase vs Frequency
60
VS = 5V, 0V
300
150
GAIN BANDWIDTH
150
–55 –25
VS = ±5V
350
VS = 3V, 0V
1809 G23
40
400
45
180
165
50
Slew Rate vs Temperature
50
VS = ±5V
190
170
10
VS = ±5V
VS = 3V, 0V
170
2
6
8
4
TOTAL SUPPLY VOLTAGE (V)
–6
450
PHASE MARGIN (DEG)
185
GAIN BANDWIDTH (MHz)
PHASE MARGIN
PHASE MARGIN (DEG)
GAIN BANDWIDTH (MHz)
50
35
0
–4
TIME (2 SEC/DIV)
55
40
175
–2
Gain Bandwidth and Phase Margin
vs Temperature
55
190
0
1809 G20
Gain Bandwidth and Phase Margin
vs Supply Voltage
PHASE MARGIN
2
1809 G21
1809 G19
TA = 25°C
RL = 1k
4
–10
SLEW RATE (V/µs)
1
10
FREQUENCY (kHz)
6
–8
0
GAIN (dB)
20
16
OUTPUT VOLTAGE (µV/DIV)
CURRENT NOISE (pA/√Hz)
NOISE VOLTAGE (nV/√Hz)
10
VS = 5V, 0V
8
80
160
0.1Hz to 10Hz
Output Voltage Noise
Input Noise Current vs Frequency
VS = 3V
3
VS = ±5V
0
–3
–6
–9
–9
–40
–12
–12
–60
–15
100k
1M
10M
FREQUENCY (Hz)
100M
500M
1809 G26
–15
100k
1M
10M
FREQUENCY (Hz)
100M
500M
1809 G27
LT1809/LT1810
U W
TYPICAL PERFOR A CE CHARACTERISTICS
Common Mode Rejection Ratio
vs Frequency
110
600
COMMON MODE REJECTION RATIO (dB)
VS = 5V, 0V
OUTPUT IMPEDANCE (Ω)
100
10
AV = 10
AV = 2
1
AV = 1
0.1
0.01
100k
1M
10M
FREQUENCY (Hz)
100M
VS = 5V, 0V
100
90
80
70
60
50
40
30
20
10
10k
500M
1M
10M
FREQUENCY (Hz)
OVERSHOOT (%)
OVERSHOOT (%)
RS = 20Ω, RL = ∞
15
10
30
RS = 20Ω
RL = ∞
25
15
100
CAPACITIVE LOAD (pF)
1k
20ns/DIV
VS = ±5V
VOUT = ±4V
AV = – 1
RL = 500Ω
tS = 110ns (SETTLING TIME)
100
CAPACITIVE LOAD (pF)
1000
–50
–40
AV = +1
VO = 2VP-P
VS = 5V
–50
–60
DISTORTION (dB)
DISTORTION (dB)
Distortion vs Frequency
RL = 1k, 2ND
–70
RL = 100Ω, 2ND
–80
–90
–90
RL = 100Ω, 3RD
RL = 1k, 3RD
–100
1809 G34
1809 G33
AV = +1
VO = 2VP-P
VS = ±5V
RL = 100Ω, 2ND
100M
1809 G31
Distortion vs Frequency
–80
10M
RL = RS = 50Ω
10
–40
–60
100k
1M
FREQUENCY (Hz)
10k
0
1000
Distortion vs Frequency
DISTORTION (dB)
10
20
1809 G32
–70
30
20
5
RL = RS = 50Ω
0
–50
40
OUTPUT
SETTLING
RESOLUTION
(2mV/DIV)
RS = 10Ω
RL = ∞
35
10
–40
NEGATIVE
SUPPLY
50
INPUT SIGNAL
GENERATION
(2V/DIV)
VS = 5V, 0V
45 AV = +2
RS = 10Ω,
RL = ∞
10
60
0.01% Settling Time
40
5
POSITIVE
SUPPLY
70
100M 500M
50
30
20
80
Series Output Resistor
vs Capacitive Load
VS = 5V, 0V
AV = +1
25
VS = 5V, 0V
TA = 25°C
90
1809 G30
Series Output Resistor
vs Capacitive Load
35
100
0
100k
1809 G28
40
Power Supply Rejection Ratio
vs Frequency
POWER SUPPLY REJECTION RATIO (dB)
Output Impedance vs Frequency
AV = +2
VO = 2VP-P
VS = ±5V
–60
RL = 100Ω, 2ND
–70
–80
–90
RL = 100Ω, 3RD
–100
RL = 1k, 3RD
RL = 1k, 2ND
–100
RL = 100Ω, 3RD
–110
0.3
1
RL = 1k, 3RD
RL = 1k, 2ND
–110
0.3
1
10
30
–110
0.3
1
10
30
FREQUENCY (MHz)
FREQUENCY (MHz)
1809 G35
10
30
FREQUENCY (MHz)
1809 G36
1809 G37
13
LT1809/LT1810
U W
TYPICAL PERFOR A CE CHARACTERISTICS
Maximum Undistorted Output
Signal vs Frequency
Distortion vs Frequency
DISTORTION (dB)
–50
4.6
AV = +2
VO = 2VP-P
VS = 5V
–60
RL = 100Ω, 2ND
–70
RL = 100Ω, 3RD
–80
RL = 1k, 2ND
RL = 1k, 3RD
–90
–100
–110
0.3
1
10
OUTPUT VOLTAGE SWING (VP-P)
–40
VS = 5V
4.5
AV = –1
4.4
4.3
AV = +2
4.2
4.1
4.0
3.9
0.1
30
1
10
FREQUENCY (MHz)
FREQUENCY (MHz)
1809 G38
±5V Large-Signal Response
VS = ±5V
AV = +1
RL = 1k
10ns/DIV
1809 G39
±5V Small-Signal Response
VS = ±5V
AV = +1
RL = 1k
1809 G40
5V Small-Signal Response
10ns/DIV
5V Large-Signal Response
14
1809 G43
1809 G42
VSHDN
0V
0V
VOUT
0V
0V
10ns/DIV
10ns/DIV
Shutdown Response
VIN
(1V/DIV)
VS = 5V
AV = +1
RL = 1k
VS = 5V
AV = +1
RL = 1k
1809 G41
Output Overdriven Recovery
VOUT
(2V/DIV)
100
VS = 5V, 0V
AV = +2
100ns/DIV
1809 G44
VS = 5V, 0V
AV = +2
RL = 100Ω
100ns/DIV
1809 G44
LT1809/LT1810
U
W
U U
APPLICATIO S I FOR ATIO
Rail-to-Rail Characteristics
Power Dissipation
The LT1809/LT1810 have an input and output signal
range that includes both negative and positive power
supply. Figure 1 depicts a simplified schematic of the
amplifier. The input stage is comprised of two differential
amplifiers, a PNP stage Q1/Q2 and a NPN stage Q3/Q4
that are active over different ranges of common mode
input voltage. The PNP differential pair is active for
common mode voltages between the negative supply to
approximately 1.5V below the positive supply. As the
input voltage moves closer toward the positive supply,
the transistor Q5 will steer the tail current I1 to the current
mirror Q6/Q7, activating the NPN differential pair and
causing the PNP pair to become inactive for the rest of the
input common mode range up to the positive supply.
The LT1809/LT1810 amplifiers combine high speed with
large output current in a small package, so there is a need
to ensure that the die’s junction temperature does not
exceed 150°C. The LT1809 is housed in an SO-8 package
or a 6-lead SOT-23 package and the LT1810 is in an SO-8
or 8-lead MSOP package. All packages have the V – supply
pin fused to the lead frame to enhance the thermal conductance when connecting to a ground plane or a large metal
trace. Metal trace and plated through-holes can be used to
spread the heat generated by the device to the backside of
the PC board. For example, on a 3/32" FR-4 board with 2oz
copper, a total of 660 square millimeters connected to
Pin␣ 4 of LT1810 in an SO-8 package (330 square millimeters on each side of the PC board) will bring the thermal
resistance, θJA, to about 85°C/W. Without extra metal
trace connected to the V – pin to provide a heat sink, the
thermal resistance will be around 105°C/W. More information on thermal resistance for all packages with various
metal areas connecting to the V – pin is provided in Tables
1, 2 and 3 for thermal consideration.
A pair of complementary common emitter stages
Q14/Q15 form the output stage, enabling the output to
swing from rail-to-rail. The capacitors C1 and C2 form the
local feedback loops that lower the output impedance at
high frequency. These devices are fabricated on Linear
Technology’s proprietary high speed complementary
bipolar process.
V+
R6
10k
R3
Q16
V+
Q17
V+
ESDD5
D9
SHDN
R7
100k
R4
R5
V–
ESDD1
D1
ESDD2
Q12
Q11
I1
Q13
Q15
C2
+IN
D6
D8
ESDD6
V–
D5
–IN
Q5
VBIAS
OUT
D7
V–
Q1 Q2
D3
ESDD3
V–
I2
CC
Q4 Q3
ESDD4
BIAS
GENERATION
D2
BUFFER
AND
OUTPUT BIAS
Q10
V+
D4
Q9
Q8
C1
Q7
Q14
Q6
R1
V–
R2
1809 F01
Figure 1. LT1809 Simplified Schematic Diagram
15
LT1809/LT1810
U
W
U U
APPLICATIO S I FOR ATIO
Table 1. LT1809 6-Lead SOT-23 Package
connected to its V – pin has a thermal resistance of
105°C/W, θJA. Operating on ±5V supplies with both
amplifiers simultaneously driving 50Ω loads, the worstcase power dissipation is given by:
COPPER AREA
TOPSIDE (mm2)
BOARD AREA
(mm2)
THERMAL RESISTANCE
(JUNCTION-TO-AMBIENT)
270
2500
135°C/W
100
2500
145°C/W
20
2500
160°C/W
PD(MAX) = 2 • (10 • 25mA) + 2 • (2.5)2/50
0
2500
200°C/W
= 0.5 + 0.250 = 0.750W
Device is mounted on topside.
The maximum ambient temperature that the part is allowed to operate is:
Table 2. LT1809/LT1810 SO-8 Package
COPPER AREA
TOPSIDE
BACKSIDE
(mm2)
(mm2)
BOARD AREA
(mm2)
THERMAL RESISTANCE
(JUNCTION-TO-AMBIENT)
1100
1100
2500
65°C/W
330
330
2500
85°C/W
35
35
2500
95°C/W
35
0
2500
100°C/W
0
0
2500
105°C/W
Device is mounted on topside.
Table 3. LT1810 8-Lead MSOP Package
COPPER AREA
TOPSIDE
BACKSIDE
(mm2)
(mm2)
BOARD AREA THERMAL RESISTANCE
(mm2)
(JUNCTION-TO-AMBIENT)
540
540
2500
110°C/W
100
100
2500
120°C/W
100
0
2500
130°C/W
30
0
2500
135°C/W
0
0
2500
140°C/W
Device is mounted on topside.
Junction temperature TJ is calculated from the ambient
temperature TA and power dissipation PD as follows:
TJ = TA + (PD • θJA)
The power dissipation in the IC is the function of the supply
voltage, output voltage and the load resistance. For a given
supply voltage, the worst-case power dissipation PD(MAX)
occurs at the maximum supply current with the output
voltage at half of either supply voltage (or the maximum
swing is less than 1/2 the supply voltage). PD(MAX) is given
by:
PD(MAX) = (VS • IS(MAX)) + (VS/2)2/RL
Example: An LT1810 in SO-8 mounted on a 2500mm 2
area of PC board without any extra heat spreading plane
16
TA = TJ – (PD(MAX) • 105°C/W)
= 150°C – (0.750W • 105°C/W) = 71°C
To operate the device at higher ambient temperature,
connect more metal area to the V – pin to reduce the
thermal resistance of the package as indicated in Table 2.
Input Offset Voltage
The offset voltage will change depending upon which input
stage is active and the maximum offset voltage is guaranteed to be less than 3mV. The change of VOS over the entire
input common mode range (CMRR) is less than 2.5mV on
a single 5V and 3V supply.
Input Bias Current
The input bias current polarity depends upon a given input
common voltage at whichever input stage is operating.
When the PNP input stage is active, the input bias currents
flow out of the input pins and flow into the input pins when
the NPN input stage is activated. Because the input offset
current is less than the input bias current, matching the
source resistances at the input pin will reduce total offset
error.
Output
The LT1809/LT1810 can deliver a large output current,
so the short-circuit current limit is set around 90mA to
prevent damage to the device. Attention must be paid to
keep the junction temperature of the IC below the absolute maximum rating of 150°C (refer to the Power Dissipation section) when the output is continuously short
circuited. The output of the amplifier has reverse-biased
diodes connected to each supply. If the output is forced
LT1809/LT1810
U
W
U U
APPLICATIO S I FOR ATIO
beyond either supply, unlimited current will flow through
these diodes. If the current is transient and limited to
several hundred milliamps, no damage to the device will
occur.
Overdrive Protection
When the input voltage exceeds the power supplies, two
pairs of crossing diodes, D1 to D4, will prevent the output
from reversing polarity. If the input voltage exceeds either
power supply by 700mV, diodes D1/D2 or D3/D4 will turn
on, keeping the output at the proper polarity. For the
phase reversal protection to perform properly, the input
current must be limited to less than 5mA. If the amplifier
is severely overdriven, an external resistor should be used
to limit the overdrive current.
The LT1809/LT1810’s input stages are also protected
against differential input voltages of 1.4V or higher by
back-to-back diodes, D5/D8, that prevent the emitter-base
breakdown of the input transistors. The current in these
diodes should be limited to less than 10mA when they are
active. The worst-case differential input voltage usually
occurs when the input is driven while the output is shorted
to ground in a unity-gain configuration. In addition, the
amplifier is protected against ESD strikes up to 3kV on all
pins by a pair of protection diodes on each pin that are
connected to the power supplies as shown in Figure 1.
Capacitive Load
The LT1809/LT1810 is optimized for high bandwidth and
low distortion applications. It can drive a capacitive load
about 20pF in a unity-gain configuration and more with
higher gain. When driving a larger capacitive load, a
resistor of 10Ω to 50Ω should be connected between the
output and the capacitive load to avoid ringing or oscillation. The feedback should still be taken from the output so
that the resistor will isolate the capacitive load to ensure
stability. Graphs on capacitive loads indicate the transient
response of the amplifier when driving capacitive load with
a specified series resistor.
Feedback Components
When feedback resistors are used to set up gain, care must
be taken to ensure that the pole formed by the feedback
resistors and the total capacitance at the inverting input
does not degrade stability. For instance, the LT1809 in a
noninverting gain of 2, set up with two 1K resistors and a
capacitance of 3pF (device plus PC board), will probably
ring in transient response. The pole that is formed at
106MHz will reduce phase margin by 34 degrees when the
crossover frequency of the amplifier is around 70MHz. A
capacitor of 3pF or higher connected across the feedback
resistor will eliminate any ringing or oscillation.
SHDN Pin
The LT1809 has a SHDN pin to reduce the supply current
to less than 1.25mA. When the SHDN pin is pulled low, it
will generate a signal to power down the device. If the pin
is left unconnected, an internal pull-up resistor of 10k will
keep the part fully operating as shown in Figure 1. The
output will be high impedance during shutdown, and the
turn-on and turn-off time is less than 100ns. Because the
inputs are protected by a pair of back-to-back diodes, the
input signal will feed through to the output during shutdown mode if the amplitude of signal between the inputs
is larger than 1.4V.
17
LT1809/LT1810
U
TYPICAL APPLICATIO S
Driving A/D Converters
The LT1809/LT1810 have a 27ns settling time to 0.1% of
a 2V step signal and 20Ω output impedance at 100MHz
making it ideal for driving high speed A/D converters. With
the rail-to-rail input and output and low supply voltage
operation, the LT1809 is also desirable for single supply
applications. As shown in Figure 2, the LT1809 drives a
10Msps, 12-bit ADC, the LTC1420. The lowpass filter, R3
and C1, reduces the noise and distortion products that
might come from the input signal. High quality capacitors
and resistors, an NPO chip capacitor and metal-film surface mount resistors, should be used since these components can add to distortion. The voltage glitch of the
converter, due to its sampling nature, is buffered by the
LT1809 and the ability of the amplifier to settle it quickly
will affect the spurious-free dynamic range of the system.
Figure 2 to Figure 7 depict the LT1809 driving the LTC1420
at different configurations and voltage supplies. The FFT
responses show better than 90dB of SFDR for a ±5V
supply, and 80dB on a 5V single supply for the 1.394MHz
signal.
5V
5V
VIN
1VP-P
+
R3
49.9Ω
LT1809
+AIN
C1
470pF
–
–AIN
LTC1420
PGA GAIN = 1
REF = 2.048V
R2
1k
–5V
1809 F02
–5V
R1
1k
Figure 2. Noninverting A/D Driver
0
VS = ±5V
AV = +2
fSAMPLE = 10Msps
fIN = 1.394MHz
SFDR = 90dB
AMPLITUDE (dB)
–20
–40
–60
–80
–100
–120
0
1
2
3
FREQUENCY (MHz)
4
5
1809 F03
Figure 3. 4096 Point FFT Response
18
•
•
•
12 BITS
10Msps
LT1809/LT1810
U
TYPICAL APPLICATIO S
0
VS = ±5V
AV = –1
fSAMPLE = 10Msps
fIN = 1.394MHz
SFDR = 90dB
AMPLITUDE (dB)
–20
1k
5V
5V
VIN
2VP-P
1k
–
49.9Ω
LT1809
+AIN
+
470pF
–AIN
LTC1420
PGA GAIN = 1
REF = 2.048V
–5V
•
•
•
12 BITS
10Msps
–40
–60
–80
–100
–120
1809 F04
0
1
–5V
2
3
FREQUENCY (MHz)
5
4
1809 F05
Figure 4. Inverting A/D Driver
Figure 5. 4096 Point FFT Response
0
VS = 5V
AV = +2
fSAMPLE = 10Msps
fIN = 1.394MHz
SFDR = 80dB
–20
5V
VIN
1VP-P
ON 2.5V DC
3
7
+
6
LT1809
2
–
49.9Ω
1
4
470pF
1k
1
+AIN
2 –AIN
LTC1420
PGA GAIN = 2
REF = 4.096V
•
•
•
12 BITS
10Msps
AMPLITUDE (dB)
5V
–40
–60
–80
VCM
3
1µF
1k
1809 F06
–100
–120
0
0.15µF
1
2
3
FREQUENCY (MHz)
4
5
1809 F07
Figure 6. Single Supply A/D Driver
Figure 7. 4096 Point FFT Response
19
LT1809/LT1810
U
TYPICAL APPLICATIO S
Single Supply Video Line Driver
The LT1809 is a wideband rail-to-rail op amp with a large
output current that allows it to drive video signals in low
supply applications. Figure 8 depicts a single supply video
line driver with AC coupling to minimize the quiescent
power dissipation. Resistors R1 and R2 are used to levelshift the input and output to provide the largest signal
swing. A gain of 2 is set up with R3 and R4 to restore the
signal at VOUT, which is attenuated by 6dB due to the
matching of the 75Ω line with the back-terminated
resistor, R5. The back termination will eliminate any reflection of the signal that comes from the load. The input
termination resistor, RT, is optional—it is used only if
matching of the incoming line is necessary. The values of
C1, C2 and C3 are selected to minimize the droop of the
luminance signal. In some less stringent requirements,
the value of capacitors could be reduced. The – 3dB bandwidth of the driver is about 95MHz on 5V supply and the
amount of peaking will vary upon the value of capacitor C4.
5V
+
R1
5k
VIN
RT
75Ω
3
R2
5k
C3
1000µF
7
+
6
LT1809
2
–
4
75Ω
COAX CABLE
VOUT
RLOAD
75Ω
R4
1k
1809 F08
C4
3pF
R3
1k
+
R5
75Ω
+
C1
33µF
C2
150µF
Figure 8. 5V Single Supply Video Line Driver
5
4
VS = 5V
VOLTAGE GAIN (dB)
3
2
1
0
–1
–2
–3
–4
–5
0.2
1
10
FREQUENCY (MHz)
100
1809 F09
Figure 9. Video Line Driver Frequency Response
20
LT1809/LT1810
U
PACKAGE DESCRIPTIO
Dimensions in inches (millimeters) unless otherwise noted.
S6 Package
6-Lead Plastic SOT-23
(Reference LTC DWG # 05-08-1634)
(Reference LTC DWG # 05-08-1636)
2.80 – 3.10
(.110 – .118)
(NOTE 3)
SOT-23
(Original)
SOT-23
(ThinSOT)
A
.90 – 1.45
(.035 – .057)
1.00 MAX
(.039 MAX)
A1
.00 – 0.15
(.00 – .006)
.01 – .10
(.0004 – .004)
A2
.90 – 1.30
(.035 – .051)
.80 – .90
(.031 – .035)
L
.35 – .55
(.014 – .021)
.30 – .50 REF
(.012 – .019 REF)
2.60 – 3.00
(.102 – .118)
1.50 – 1.75
(.059 – .069)
(NOTE 3)
PIN ONE ID
.95
(.037)
REF
.25 – .50
(.010 – .020)
(6PLCS, NOTE 2)
.20
(.008)
A
DATUM ‘A’
L
NOTE:
1. CONTROLLING DIMENSION: MILLIMETERS
MILLIMETERS
2. DIMENSIONS ARE IN
(INCHES)
.09 – .20
(.004 – .008)
(NOTE 2)
A2
1.90
(.074)
REF
A1
S6 SOT-23 0401
3. DRAWING NOT TO SCALE
4. DIMENSIONS ARE INCLUSIVE OF PLATING
5. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND METAL BURR
6. MOLD FLASH SHALL NOT EXCEED .254mm
7. PACKAGE EIAJ REFERENCE IS:
SC-74A (EIAJ) FOR ORIGINAL
JEDEC MO-193 FOR THIN
21
LT1809/LT1810
U
PACKAGE DESCRIPTIO
Dimensions in inches (millimeters) unless otherwise noted.
MS8 Package
8-Lead Plastic MSOP
(Reference LTC DWG # 05-08-1660)
0.118 ± 0.004*
(3.00 ± 0.102)
8
7 6
5
0.118 ± 0.004**
(3.00 ± 0.102)
0.193 ± 0.006
(4.90 ± 0.15)
1
2 3
4
0.043
(1.10)
MAX
0.007
(0.18)
0° – 6° TYP
0.021 ± 0.006
(0.53 ± 0.015)
SEATING
PLANE
0.009 – 0.015
(0.22 – 0.38)
0.0256
(0.65)
BSC
* DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH,
PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE
** DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE
22
0.034
(0.86)
REF
0.005 ± 0.002
(0.13 ± 0.05)
MSOP (MS8) 1100
LT1809/LT1810
U
PACKAGE DESCRIPTIO
Dimensions in inches (millimeters) unless otherwise noted.
S8 Package
8-Lead Plastic Small Outline (Narrow .150 Inch)
(Reference LTC DWG # 05-08-1610)
0.189 – 0.197*
(4.801 – 5.004)
8
7
6
5
0.150 – 0.157**
(3.810 – 3.988)
0.228 – 0.244
(5.791 – 6.197)
1
0.010 – 0.020
× 45°
(0.254 – 0.508)
0.008 – 0.010
(0.203 – 0.254)
0.053 – 0.069
(1.346 – 1.752)
0°– 8° TYP
0.016 – 0.050
(0.406 – 1.270)
0.014 – 0.019
(0.355 – 0.483)
TYP
*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH
SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE
**DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD
FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE
2
3
4
0.004 – 0.010
(0.101 – 0.254)
0.050
(1.270)
BSC
Information furnished by Linear Technology Corporation is believed to be accurate and reliable.
However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.
SO8 1298
23
LT1809/LT1810
U
TYPICAL APPLICATIO
Single 3V Supply, 4MHz, 4th Order Butterworth Filter
Benefiting from a low voltage supply operation, low
distortion and rail-to-rail output of LT1809, a low distortion filter that is suitable for antialiasing can be built as
shown Figure 10. On a 3V supply, the filter has a passband of 4MHz with 2.5VP-P signal and a stopband that is
greater than 70dB to frequency of 100MHz.
232Ω
274Ω
47pF
22pF
232Ω
665Ω
–
VIN
220pF
274Ω
562Ω
–
1/2 LT1810
+
470pF
VOUT
1/2 LT1810
+
VS
1809 F10
2
Figure 10. Single 3V Supply, 4MHz, 4th Order Butterworth Filter
10
0
–10
GAIN (dB)
–20
–30
–40
–50
–60
–70
–80
VS = 3V, 0V
VIN = 2.5VP-P
–90
10k
100k
1M
10M
FREQUENCY (Hz)
100M
1809 F11
Figure 11. Filter Frequency Response
RELATED PARTS
PART NUMBER
DESCRIPTION
COMMENTS
LT1395
400MHz Current Feedback Amplifier
800V/µs Slew Rate, Shutdown
LT1632/LT1633
Dual/Quad 45MHz, 45V/µs Rail-to-Rail Input and Output Op Amps
High DC Accuracy, 1.35mV VOS(MAX), 70mA Output Current,
Max Supply Current 5.2mA per Amplifier
LT1630/LT1631
Dual/Quad 30MHz, 10V/µs Rail-to-Rail Input and Output Op Amps
High DC Accuracy, 525µV VOS(MAX), 70mA Output Current,
Max Supply Current 4.4mA per Amplifier
LT1806/LT1807
Single/Dual 325MHz, 140V/µs Rail-to-Rail
Input and Output Op Amps
High DC Accuracy, 550µV VOS(MAX), Low Noise 3.5nV/√Hz,
Low Distortion –80dBc at 5MHz
24
Linear Technology Corporation
sn180910 180910fs LT/TP 1100 4K • PRINTED IN USA
1630 McCarthy Blvd., Milpitas, CA 95035-7417
(408)432-1900 ● FAX: (408) 434-0507 ● www.linear-tech.com
 LINEAR TECHNOLOGY CORPORATION 2000
Similar pages