Maxim MAX11311 Pixi, 12-port programmable mixed-signal i/o with 12-bit adc, 12-bit dac, analog switches, and gpio Datasheet

EVALUATION KIT AVAILABLE
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
General Description
The MAX11311 integrates a PIXI™, 12-bit, multichannel,
analog-to-digital converter (ADC) and a 12-bit, multichannel,
buffered digital-to-analog converter (DAC) in a single
integrated circuit. This device offers 12 mixed-signal highvoltage, bipolar ports, which are configurable as an ADC
analog input, a DAC analog output, a general-purpose
input (GPI), a general-purpose output (GPO), or an analog
switch terminal. One internal and two external temperature
sensors track junction and environmental temperature.
Adjacent pairs of ports are configurable as a logic-level
translator for open-drain devices or an analog switch.
PIXI ports provide highly flexible hardware configuration
for 12-bit mixed-signal applications. The MAX11311 is best
suited for applications that demand a mixture of analog and
digital functions. Each port is individually configurable with
up to four selectable voltage ranges within -10V to +10V.
The MAX11311 allows for the averaging of 2, 4, 8, 16,
32, 64, or 128 ADC samples from each ADC-configured
port to improve noise performance. A DAC-configured
output port can drive up to 25mA. The GPIO ports can be
programmed to user-defined logic levels, and a GPI
coupled with a GPO forms a logic-level translator.
Internal and external temperature measurements monitor
programmable conditions of minimum and maximum temperature limits, using the interrupt to notify the host if one
or more conditions occur. The temperature measurement
results are made available through the serial interface.
The MAX11311 features an internal, low-noise 2.5V voltage
reference and provides the option to use external voltage
references with separate inputs for the DAC and ADC.
The device uses a 4-wire, 20MHz, SPI-compatible serial
interface, operating from a 5V analog supply and a 1.8V
to 5.0V digital supply. The PIXI port supply voltages operate
from a wide range of -12.0V to +12.0V.
Benefits and Features
●● 12 Configurable Mixed-Signal Ports Maximize Design
Flexibility Across Platforms
• Up to 12 12-Bit ADC Inputs
• Single-Ended, Differential, or Pseudo-Differential
Range Options: 0 to 2.5V, ±5V, 0 to +10V, -10V
to 0V
• Programmable Sample Averaging Per ADC Port
• Unique Voltage Reference for Each ADC PIXI Port
• Up to 12 12-Bit DAC Outputs
• Range Options: ±5V, 0 to +10V, -10V to 0V
• 25mA Current Drive Capability with Overcurrent
Protection
• Up to 12 General-Purpose Digital I/Os
• 0 to +5V GPI Input Range
• 0 to +2.5V GPI Programmable Threshold Range
• 0 to +10V GPO Programmable Output Range
• Logic-Level Shifting Between Any Two Pins
• 60Ω Analog Switch Between Adjacent PIXI Ports
• Internal/External Temperature Sensors, ±1°C
Accuracy
●● Adapts to Specific Application Requirements and
Allows for Easy Reconfiguration as System Needs
Change
●● Configurability of Functions Enables Optimized PCB
Layout
●● Reduces BOM Cost with Fewer Components in
Small Footprint
• 25mm2 32-Pin TQFN
Ordering Information appears at end of data sheet.
The MAX11311 is available in a 32-pin TQFN, 5mm x 5mm
package or a 48-pin TQFP, 7mm x 7mm package specified
over the -40°C to +105°C temperature range.
Applications
●●
●●
●●
●●
●●
Base Station RF Power Device Bias Controllers
System Supervision and Control
Power-Supply Monitoring
Industrial Control and Automation
Control for Optical Components
19-8455; Rev 0; 12/15
PIXI is a trademark of Maxim Integrated Products, Inc.
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
Functional Diagram
DVDD
DAC_REF
ADC_INT_REF
CLOCK
GENERATOR
2.5V
INTERNAL
REFERENCE
AVDDIO
AVDD
MAX11311
2.5V
TEMPERATURE
MONITORS
EXT AND INT
TEMP SENSORS
REFERENCE
MUX
DOUT
CS
SCLK
(0 ≤ x ≤ 5)
ADC
SEQUENCER
ADC
CNVT
SERIAL
INTERFACE
AND
DIGITAL
CORE
DAC
DAC
SEQUENCER
PORT[x+1]
12
12
12
GPI
12
GPO
12
PORT[x]
PIXI PORT
MANAGER
PORT[y+1]
PORT[y]
(6 ≤ y ≤ 11)
DIN
INT
www.maximintegrated.com
DGND
D1P
D1N
D0P
D0N
AGND1
AGND
AVSSIO
Maxim Integrated │ 2
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
Absolute Maximum Ratings
DVDD to DGND........................................................-0.3V to +6V
AVDD to AGND........................................................-0.3V to +6V
AVDDIO to AVSSIO................................................-0.3V to +25V
AVDDIO to AGND...................................................-0.3V to +17V
AVSSIO to AGND...................................................-14V to +0.3V
AGND to AGND1...................................................-0.3V to +0.3V
AGND to DGND....................................................-0.3V to +0.3V
AGND1 to DGND..................................................-0.3V to +0.3V
(PORT0 to PORT11) to AGND..............max of (VAVSSIO - 0.3V)
or -14V to min of (VAVDDIO + 0.3V) or +17V
(PORT0 to PORT11) to AGND (GPI and Bidirectional Level
Translator Modes)...... -0.3V to the min of (VAVDD + 0.3V) or +6V
(CNVT, DOUT) to DGND.... -0.3V to the min of (VDVDD + 0.3V)
or +6V
(CS, SCLK, DIN, INT) to DGND...............................-0.3V to +6V
DAC and ADC Reference Pins to AGND (DAC_REF,
ADC_INT_REF).......................................... -0.3V to the min of
(VAVDD + 0.3V) or +4V
Temperature Sensor Pins
(D0N, D0P, D1N, D1P) to AGND..................... -0.3V to the min of
(VAVDD + 0.3V) or +6V
Current into Any PORT Pin...............................................100mA
Current into Any Other Pin Except Supplies
and Ground.....................................................................50mA
Continuous Power Dissipation (TA = +70°C) (Multilayer board)
TQFN (derate 34.5mW/°C above +70°C) ..............2758.6mW
Operating Temperature Range.......................... -40°C to +105°C
Storage Temperature Range............................. -65°C to +150°C
Lead Temperature (soldering, 10s).................................. +300°C
Soldering Temperature (reflow)........................................+260°C
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these
or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
device reliability.
Package Thermal Characteristics (Note 1)
TQFN
Junction-to-Case Thermal Resistance (θJC)...............1.7°C/W
Junction-to-Ambient Thermal Resistance (θJA)...........29°C/W
Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer
board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.
Electrical Characteristics
ADC Electrical Specifications
(VAVDD = 4.75V to 5.25V, VDVDD = 3.3V, VAVDDIO = +12.0V, VAGND = VDGND = 0V, VAVSSIO = -2.0V, VDACREF = 2.5V, VADCREF = 2.5V
(Internal), fS = 400ksps, 10V analog input range set to range 1 (0 to +10V). TA = -40°C to +105°C, unless otherwise noted. Typical values
are at TA = +25°C.) (Note 2)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
DC ACCURACY (Note 3)
Resolution
12
Integral Nonlinearity
INL
Differential Nonlinearity
DNL
Offset Error
Offset Error Drift
Bits
No missing codes over temperature
±0.5
LSB
±1
LSB
±8
±0.002
Gain Error
Gain Error Drift
±2.5
LSB
LSB/ºC
±11
LSB
±0.01
LSB/ºC
Channel-to-Channel Offset
Matching
1
LSB
Channel-to-Channel Gain
Matching
2
LSB
www.maximintegrated.com
Maxim Integrated │ 3
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
Electrical Characteristics (continued)
ADC Electrical Specifications
(VAVDD = 4.75V to 5.25V, VDVDD = 3.3V, VAVDDIO = +12.0V, VAGND = VDGND = 0V, VAVSSIO = -2.0V, VDACREF = 2.5V, VADCREF = 2.5V
(Internal), fS = 400ksps, 10V analog input range set to range 1 (0 to +10V). TA = -40°C to +105°C, unless otherwise noted. Typical values
are at TA = +25°C.) (Note 2)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
DYNAMIC PERFORMANCE (Single-Ended Inputs)
Signal-to-Noise Plus Distortion
SINAD
fS = 400ksps, fIN = 10kHz
fS = 400ksps, fIN = 10kHz
70
dB
71
dB
fS = 400ksps, fIN = 10kHz
fS = 400ksps, fIN = 10kHz
-75
dB
75
dB
fS = 100ksps, fIN = 10kHz
DYNAMIC PERFORMANCE (Differential Inputs)
-85
dB
Signal-to-Noise Plus Distortion
Signal to Noise
SNR
Total Harmonic Distortion
THD
Spurious-Free Dynamic Range
SFDR
Crosstalk
Signal to Noise
Total Harmonic Distortion
Spurious-Free Dynamic Range
SINAD
fS = 400ksps, fIN = 10kHz
71
dB
SNR
fS = 400ksps, fIN = 10kHz
fS = 400ksps, fIN = 10kHz
72
dB
-82
dB
THD
SFDR
Crosstalk
fS = 400ksps, fIN = 10kHz
fS = 100ksps, fIN = 10kHz
82
dB
-85
dB
ADCCONV[1:0] = 00
200
ADCCONV[1:0] = 01
250
ADCCONV[1:0] = 10
333
ADCCONV[1:0] = 11
400
ADCCONV[1:0] = 00
3.5
ADCCONV[1:0] = 01
2.5
ADCCONV[1:0] = 10
1.5
ADCCONV[1:0] = 11
1.0
CONVERSION RATE
Throughput (Note 4)
Acquisition Time
tACQ
ksps
μs
ANALOG INPUT (All Ports)
Range 1
Absolute Input Voltage (Note 5)
Input Resistance
www.maximintegrated.com
VPORT
0
10
Range 2
-5
+5
Range 3
-10
0
V
Range 4
0
Range 1, 2, 3
70
100
130
2.5
kΩ
Range 4
50
75
100
kΩ
Maxim Integrated │ 4
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
REF Electrical Specifications
(VAVDD = 4.75V to 5.25V, VDVDD = 3.3V, VAVDDIO = +12.0V, VAGND = VDGND = 0V, VAVSSIO = -2.0V, VDACREF = 2.5V, VADCREF = 2.5V
(Internal), fS = 400ksps, 10V analog input range set to range 1 (0 to +10V). TA = -40°C to +105°C, unless otherwise noted. Typical values
are at TA = +25°C.) (Note 2)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
2.494
2.5
2.506
V
±10
±25
ppm/°C
10
µF
2.5
2.506
V
±10
±25
ppm/°C
4.7
10
µF
1.25
2.5
V
ADC INTERNAL REFERENCE
Reference Output Voltage
REF Output Tempco (Note 6)
Internal references at TA = +25°C
TC-VREF
Capacitor Bypass at ADC_INT_
REF
4.7
DAC INTERNAL REFERENCE
Reference Output Voltage
REF Output Tempco (Note 6)
Internal references at TA = +25°C
2.494
TC-VREF
Capacitor Bypass at DAC_REF
DAC EXTERNAL REFERENCE
Reference Input Range
GPIO Electrical Specifications
(VAVDD = 5.0V, VDVDD = 3.3V, VAVDDIO = +12.0V, VAGND = VDGND = 0V, VAVSSIO = -2.0V, VDACREF = 2.5V, VADCREF = 2.5V (Internal),
fS = 400ksps, 10V analog input range set to range 1 (0 to +10V). TA = -40°C to +105°C, unless otherwise noted. Typical values are at
TA = +25°C.) (Note 2)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
VDACREF
V
GPIO EXCEPT IN BIDIRECTIONAL LEVEL TRANSLATION MODE
Programmable Input Logic
Threshold
VITH
0.3
Input High Voltage
VIH
VITH +
0.3
Input Low Voltage
VIL
VITH - 0.3
Hysteresis
Programmable Output Logic Level
V
±30
VOLVL
Propagation Delay from GPI Input
to GPO Output in Unidirectional
Level Translating Mode
Midscale threshold, 5V logic swing
mV
4x
VDACREF
0
V
2
V
µs
BIDIRECTIONAL LEVEL TRANSLATION PATH AND ANALOG SWITCH
Input High Voltage
VIH
Input Low Voltage
VIL
On-Resistance
www.maximintegrated.com
1
From VAVSSIO +2.50V to VAVDDIO - 2.50V
V
0.2
V
60
Ω
Maxim Integrated │ 5
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
GPIO Electrical Specifications (continued)
(VAVDD = 4.75V to 5.25V, VDVDD = 3.3V, VAVDDIO = +12.0V, VAGND = VDGND = 0V, VAVSSIO = -2.0V, VDACREF = 2.5V, VADCREF = 2.5V
(Internal), fS = 400ksps, 10V analog input range set to range 1 (0 to +10V). TA = -40°C to +105°C, unless otherwise noted. Typical values
are at TA = +25°C.) (Note 2)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
10kΩ pullup resistors to rail in each side.
Midvoltage to midvoltage when driving
side goes from high to low
Propagation Delay
MAX
UNITS
1
µs
ANALOG SWITCH
Turn-On Delay
(Note 7)
400
ns
Turn-Off Delay
(Note 7)
400
ns
On-Time Duration
(Note 7)
1
µs
Off Time Duration
(Note 7)
1
µs
On-Resistance
From VAVSSIO +2.50V to VAVDDIO - 2.50V
60
Ω
DAC Electrical Specifications
(VAVDD = 4.75V to 5.25V, VDVDD = 3.3V, VAVDDIO = +12.0V, VAGND = VDGND = 0V, VAVSSIO = -2.0V, VDACREF = 2.5V, VADCREF = 2.5V
(Internal), fS = 400ksps, 10V analog input range set to range 1 (0 to +10V). TA = -40°C to +105°C, unless otherwise noted. Typical values
are at TA = +25°C.) (Note 2)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
DC ACCURACY
Resolution
N
Output Range (Note 5)
VPORT
Integral Linearity Error
INL
Differential Linearity Error
DNL
Offset Voltage
12
0
+10
Range 2
-5
+5
Range 3
-10
From code 100 to code 3996
±0.5
At code 100
±1.5
LSB
±1
LSB
±20
LSB
15
Gain Error
From code 100 to code 3996
Gain Error Tempco
From code 100 to code 3996
PSRR
V
0
±0.5
Offset Voltage Tempco
Power-Supply Rejection
Ratio
Bits
Range 1
-0.6
ppm/°C
+0.6
% of
FS
4
ppm of
FS/°C
0.4
mV/V
1.6
V/µs
40
µs
6
µs
3.8
mVP-P
DYNAMIC CHARACTERISTICS
Output Voltage Slew Rate
Output Settling Time
SR
To ±1 LSB, from 0 to full scale, output load
capacitance of 250pF (Note 7)
Settling Time After CurrentLimit Condition
Noise
www.maximintegrated.com
f = 0.1Hz to 300kHz
Maxim Integrated │ 6
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
DAC Electrical Specifications (continued)
(VAVDD = 4.75V to 5.25V, VDVDD = 3.3V, VAVDDIO = +12.0V, VAGND = VDGND = 0V, VAVSSIO = -2.0V, VDACREF = 2.5V, VADCREF = 2.5V
(Internal), fS = 400ksps, 10V analog input range set to range 1 (0 to +10V). TA = -40ºC to +105ºC, unless otherwise noted. Typical values
are at TA = +25ºC.) (Note 2)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
TRACK-AND-HOLD
Digital Feedthrough
5
nV·s
Hold Step
(Note 6)
1
6
mV
Droop Rate
(Note 6)
0.3
15
mV/s
Interface Digital IO Electrical Specifications
(VAVDD = 5.0V, VDVDD = 1.62V to 5.50V, VAVDDIO = +12.0V, VAGND = VDGND = 0V, VAVSSIO = -2.0V, VDACREF = 2.5V, VADCREF = 2.5V
(Internal), fS = 400ksps, 10V analog input range set to range 1 (0 to +10V). TA = -40°C to +105°C, unless otherwise noted. Typical values
are at TA = +25°C.) (Note 2)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
SPI IO DC SPECIFICATION
Input High Voltage
(DIN, SCLK, CS, CNVT)
Input Low Voltage
(DIN, SCLK, CS, CNVT)
Input Leakage Current (DIN,
SCLK, CS, CNVT, INT)
VDVDD = 2.50V to 5.50V
0.7 x
VDVDD
V
VDVDD = 1.62V to 2.50V
0.85 x
VDVDD
V
VDVDD = 2.50V to 5.50V
0.3 x
VDVDD
V
VDVDD = 1.62V to 2.50V
0.15 x
VDVDD
V
+10
µA
Input voltage at DVDD
-10
Input Capacitance
(DIN, SCLK, CS, CNVT)
10
ISRC = 5mA, VDVDD = 2.50V to 5.50V
VDVDD 0.5
V
ISRC = 2mA, VDVDD = 1.62V to 2.50V
VDVDD 0.3
V
Output High Voltage (DOUT)
Output Low Voltage
(DOUT, INT)
Output Leakage Current (DOUT)
www.maximintegrated.com
pF
ISNK = 5mA, VDVDD = 2.50V to 5.50V
0.4
ISNK = 2mA, VDVDD = 1.62V to 2.50V
-10
V
0.2
V
+10
µA
Maxim Integrated │ 7
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
Interface Digital IO Electrical Specifications (continued)
(VAVDD = 5.0V, VDVDD = 1.62V to 5.50V, VAVDDIO = +12.0V, VAGND = VDGND = 0V, VAVSSIO = -2.0V, VDACREF = 2.5V, VADCREF = 2.5V
(Internal), fS = 400ksps, 10V analog input range set to range 1 (0 to +10V). TA = -40°C to +105°C, unless otherwise noted. Typical values
are at TA = +25°C.) (Note 2)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
20
MHz
10
MHz
SPI TIMING REQUIREMENTS (See Figures 1 and 2)
VDVDD = 2.50V to 5.50V
SCLK Frequency
fSCLK
VDVDD = 1.62V to 2.50V
SCLK Clock Period
tCP
SCLK Pulse-Width High
tCH
SCLK Pulse-Width Low
tCL
VDVDD = 2.50V to 5.50V
50
ns
VDVDD = 1.62V to 2.50V
100
ns
10
ns
VDVDD = 2.50V to 5.50V
25
ns
VDVDD = 1.62V to 2.50V
65
ns
CS Low to First SCLK Rise Setup
tCSS0
5
ns
24th SCLK Rising Edge to CS
Rising Edge
tCSS1
5
ns
SCLK Rise to CS Low
tCSH0
5
ns
CS Pulse-Width High
tCSW
50
ns
DIN to SCLK Setup
tDS
5
ns
DIN Hold After SCLK
tDH
5
ns
DOUT Transition Valid After SCLK Fall
tDOT
CS Rise to DOUT Disable
tDOD
tCSH0 tCSS0
tDS
tDH
VDVDD = 2.50V to 5.50V
23
ns
VDVDD = 1.62V to 2.50V
55
ns
CLOAD = 20pF
50
ns
tCP
tCSS1
tCSW
tCH tCL
CS
SCLK
AD6
DIN
DOUT
AD5
AD2
AD1
AD0
RB/W
D[N16-1]
D[N16-2]
D[N16-3]
D[N16-12]
D[N16-15]
D[N16-16]
HIGH-Z
Figure 1. SPI Write Timing (N = Number of Words Written; N > 1 for Burst Mode)
www.maximintegrated.com
Maxim Integrated │ 8
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
tCSH0 tCSS0
tDS tDH
tCP
tDOT
tCSS1
tCSW
tCH tCL
CS
SCLK
AD6
DIN
DOUT
AD5
AD2
AD1
AD0
RB/W
HIGH-Z
tDOD
D[N16-1]
D[N16-2]
D[N16-3]
D[N16-12]
D[N16-15]
D[N16-16]
HIGH-Z
Figure 2. SPI Read Timing (N = Number of Words Written; N > 1 for Burst Mode)
Internal and External Temperature Sensor Specifications
(VAVDD = 4.75V to 5.25V, VDVDD = 3.3V, VAVDDIO = +12.0V, VAGND = VDGND = 0V, VAVSSIO = -2.0V, VDACREF = 2.5V, VADCREF = 2.5V
(Internal), fS = 400ksps, 10V analog input range set to range 1 (0 to +10V). TA = -40°C to +105°C, unless otherwise noted. Typical values
are at TA = +25°C.) (Note 2)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
0°C ≤ TJ ≤ +80°C
±0.3
±2.0
°C
-40°C ≤ TJ ≤ +125°C
±0.7
±5
°C
0°C ≤ TRJ ≤ +80°C
±0.3
±2.0
°C
-40°C ≤ TRJ ≤ +150°C
±1.0
±5
°C
ACCURACY
Accuracy of Internal Sensor
(Note 6,8)
Accuracy of External Sensor
(Note 6,8)
Temperature Measurement
Resolution
External Sensor Junction Current
External Sensor Junction Current
0.125
°C
High
68
μA
Low
4
μA
High
Series resistance cancellation mode
136
μA
Low
Series resistance cancellation mode
8
μA
Remote Junction Current
Conversion Ratio
D0N/D1N Voltage (Internally
Generated)
www.maximintegrated.com
17
Internally Generated
0.5
V
Maxim Integrated │ 9
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
Power Supply Specifications
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
VAVDD
4.75
5.25
V
VDVDD
1.62
5.50
V
VAVDD
15.75
V
-12.0
0
V
VAVDD
24
V
18
mA
VAVDDIO
VAVSSIO
VAVDDIO to VAVSSIO
IAVDD
All ports in high-impedance mode
14
LPEN = 1
11
mA
All ports in ADC-related modes
17
mA
All ports in DAC-related modes
18
IDVDD
Serial interface in idle mode
IAVDDIO
All ports in mode 0
IAVSSIO
mA
2
µA
150
µA
-400
All ports in mode 0
µA
Recommended VDDIO/VSSIO Supply Selection
DAC RANGE
ADC RANGE
-10V TO 0V
-5V TO +5V
0V TO +10V
0 TO 2.5V
-10V TO 0V
VAVDDIO = +5V
VAVSSIO = -12V
VAVDDIO = +5V
VAVSSIO = -12V
VAVDDIO = +10V
VAVSSIO = -12V
VAVDDIO = +5V
VAVSSIO = -12V
-5V TO +5V
VAVDDIO = +7V
VAVSSIO = -10V
VAVDDIO = +7V
VAVSSIO = -7V
VAVDDIO = +10V
VAVSSIO = -7V
VAVDDIO = +7V
VAVSSIO = -7V
0V TO +10V
VAVDDIO = +12V
VAVSSIO = -10V
VAVDDIO = +12V
VAVSSIO = -5V
VAVDDIO = +12V
VAVSSIO = -2V
VAVDDIO = +12V
VAVSSIO = -2V
The values of VAVDDIO and VAVSSIO supply voltages depend on the application circuit and the device configuration.
VAVDDIO needs to be the maximum of those four values:
●● If one or more ports are in mode 3, 4, 5, 6, or 10 (DAC-related modes), VAVDDIO must be set, at minimum, to the
value of the largest voltage driven by any of the ports set in those modes. For improved linearity, it is recommended
to set VAVDDIO 2.0V above the largest voltage value.
●● If one or more ports are in mode 7, 8, or 9 (ADC-related modes), VAVDDIO must be set, at minimum, to the value of
the largest voltage applied to any of the ports set in those modes.
●● If one or more ports are in mode 11 or 12 (Analog switch-related modes), VAVDDIO must be set, at minimum, to
2.0V above the value of the largest voltage applied to any of the ports functioning as analog switch terminals.
●● VAVDDIO cannot be set lower than VAVDD.
VAVSSIO needs to be the minimum of those four values:
●● If one or more ports are in mode 3, 4, 5, 6, or 10 (DAC-related modes), VAVSSIO must be set, at maximum, to the
value of the lowest voltage driven by any of the ports set in those modes. For improved linearity, it is recommended
to set VAVSSIO 2.0V below the lowest voltage value.
●● If one or more ports are in mode 7, 8, or 9 (ADC-related modes), VAVSSIO must be set, at maximum, to the value
of the lowest voltage applied to any of the ports set in those modes.
www.maximintegrated.com
Maxim Integrated │ 10
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
Recommended VDDIO/VSSIO Supply Selection (continued)
●● If one or more ports are in mode 11 or 12 (Analog Switch-related modes), VAVSSIO must be set, at maximum, to
2.0V below the value of the lowest voltage applied to any of the ports functioning as analog switch terminals.
●● VAVSSIO cannot be set higher than VAGND.
For example, the MAX11311 can operate with only one voltage supply of 5V (±5%) connected to AVDD, AVDDIO, and
DVDD, and one ground of 0V connected to AGND, DGND, and AVSSIO. However, the level of performance presented
in the electrical specifications requires the setting of the supplies connected to AVDDIO and AVSSIO as previously
described.
Common PIXI Electrical Specifications
(VAVDD = 4.75V to 5.25V, VDVDD = 3.3V, VAVDDIO = +12.0V, VAGND = VDGND = 0V, VAVSSIO = -2.0V, VDACREF = 2.5V, VADCREF = 2.5V
(Internal), fS = 400ksps, 10V analog input range set to range 1 (0 to +10V). TA = -40°C to +105°C, unless otherwise noted. Typical values
are at TA = +25°C.) (Note 2)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
100
kΩ
100
ms
250
pF
VAVSSIO
+ 1.0
V
PIXI PORTS
Input Capacitance
All PIXI ports
Input Resistance
All PIXI input ports except ADC mode
Startup Time
Between stable supplies and accessing
registers
20
50
75
pF
HIGH-VOLTAGE OUTPUT DRIVER CHARACTERISTICS
Maximum Output Capacitance
Output Low Voltage, DAC Mode
Sinking 25mA, VAVSSIO = 0V,
AVDDIO = 10V
Output High Voltage, DAC Mode
Sourcing 25mA, VAVSSIO = 0V,
VAVDDIO = 10V
Output Low Voltage, GPO Mode
Sinking 2mA, VAVSSIO = 0V,
VAVDDIO = 10V
Output High Voltage, GPO Mode
Sourcing 2mA, VAVSSIO = 0V,
VAVDDIO = 10V
Current Limit
VAVDDIO
- 1.5
V
VAVSSIO
+ 0.4
VAVDDIO
– 0.4
V
V
Short to AVDDIO
75
mA
Short to AVSSIO
75
mA
Note 2: Electrical specifications are production tested at TA = +25°C. Specifications over the entire operating temperature range are
guaranteed by design and characterization. Typical specifications are at TA = +25°C.
Note 3: DC accuracy specifications are tested for single-ended ADC inputs only.
Note 4: The effective ADC sample rate for port X configured in mode 6, 7, or 8 is:
[ADC sample rate per ADCCONV]/(([number of ports in modes 6,7,8] + [1 if TMPSEL ≠ 000]) x [2# OF SAMPLES for port X])
Note 5: See the Recommended VDDIO/VSSIO Supply Selection table for each range. For ports in modes 6, 7, 8, or 9, the voltage
applied to those ports must be within the limits of their selected input range, whether in single-ended or differential mode.
Note 6: Specification is guaranteed by design and characterization.
Note 7: Switch controlled by GPI-configured port. One switch terminal connected to 0V, the other terminal connected to 5V through
a 5mA current source. Timing is measured at the 2.5V transition point. Turn-on and turn-off delays are measured from the
edge of the control signal to the 2.5V transition point. Turn-on and turn-off durations are measured between control signal
transitions.
Note 8: In DAC-related modes, the rate, at which PIXI ports configured in mode 1, 3, 4, 5, 6, or 10 are refreshed, is as follows:
1/(40µs x [number of ports in modes 1, 3, 4, 5, 6, 10])
Note 9: Typical (TYP) values represent the errors at the extremes of the given temperature range.
www.maximintegrated.com
Maxim Integrated │ 11
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
Typical Operating Characteristics
(TA = +25°C, unless otherwise noted.)
ADC INTEGRAL NONLINEARITY
vs. DIGITAL OUTPUT CODE
INTERNAL REFERENCE
toc01
2.5
ADC INTEGRAL NONLINEARITY
vs. DIGITAL OUTPUT CODE
EXTERNAL REFERENCE
toc02
1
2.5
0.8
2
1.5
0.6
1.5
1
0.4
1
0.5
0.2
0.5
0
-0.5
INL (LSB)
2
DNL (LSB)
INL (LSB)
ADC DIFFERENTIAL NONLINEARITY
vs. DIGITAL OUTPUT CODE
INTERNAL REFERENCE
0
-0.2
0
-0.5
-1
-0.4
-1
-1.5
RANGE 0V TO 10V
-0.6
-1.5
RANGE -5V TO +5V
-0.8
-2
RANGE -10V TO 0V
-2.5
0
1000
RANGE 0V TO 10V
RANGE -5V TO +5V
RANGE -10V TO 0V
-1
2000
3000
0
4000
1000
ADC DIFFERENTIAL NONLINEARITY
vs. DIGITAL OUTPUT CODE
EXTERNAL REFERENCE
3000
4000
ADC OFFSET ERROR
vs. TEMPERATURE
toc04
1
0.2
0
-0.2
-0.4
1000
14
12
10
RANGE 0V TO 10V
4000
DIGITAL OUPUT CODE (DECIMAL)
-25
0
25
4
3
RANGE 0V TO 10V
1
RANGE 0V TO 2.5V
-50
5
2
RANGE -10V TO 0V
6
3000
0
50
75
100
125
-50
-25
0
25
RANGE 0V TO 2.5V
50
75
100
125
TEMPERATURE (°C)
ADC GAIN ERROR
vs. SUPPLY VOLTAGE
toc07
18
RANGE -5V TO +5V
RANGE -10V TO 0V
TEMPERATURE (°C)
ADC OFFSET ERROR
vs. SUPPLY VOLTAGE
toc06
6
16
8
2000
4000
7
RANGE -5V TO +5V
RANGE 0V TO 10V
RANGE -5V TO +5V
RANGE -10V TO 0V
3000
8
GAIN ERROR (LSB)
OFFSET ERROR (LSB)
DNL (LSB)
0.4
2000
ADC GAIN ERROR
vs. TEMPERATURE
18
0
1000
DIGITAL OUPUT CODE (DECIMAL)
0.6
-1
RANGE -10V TO 0V
0
toc05
20
0.8
-0.8
RANGE -5V TO +5V
-2.5
DIGITAL OUPUT CODE (DECIMAL)
DIGITAL OUPUT CODE (DECIMAL)
-0.6
RANGE 0V TO 10V
-2
2000
toc03
toc08
7
17
6
15
GAIN ERROR (LSB)
OFFSET ERROR (LSB)
16
14
13
12
11
RANGE 0V TO 10V
10
RANGE -5V TO +5V
9
RANGE -10V TO 0V
4.7
4.8
4.9
3
2
RANGE 0V TO 10V
RANGE -5V TO +5V
RANGE -10V TO 0V
RANGE 0V TO 2.5V
0
5
5.1
SUPPLY VOLTAGE (V)
www.maximintegrated.com
4
1
RANGE 0V TO 2.5V
8
5
5.2
5.3
4.7
4.8
4.9
5
5.1
5.2
5.3
SUPPLY VOLTAGE (V)
Maxim Integrated │ 12
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
Typical Operating Characteristics (continued)
(TA = +25°C, unless otherwise noted.)
SUPPLY CURRENT
vs. TEMPERATURE
ADC RANGE 0V TO 10V
100000
toc9a
100000
IAVSSIO
1000
100
IAVDDIO
10
IAVDDIO
100
IAVDDIO
10
IAVDDIO
1
-50
-25
0
25
50
75
100
0.1
125
-50
-25
0
TEMPERATURE (°C)
toc9c
100
IAVDD CURRENT (mA)
IAVDD
IAVSSIO
IAVDDIO
10
IAVDDIO
0
25
50
75
100
toc10
16.5
16
ADC RANGE
-10V TO 0V
15.5
14
125
ADC RANGE
0V TO 10V
0
5
10
15
20
NO.OF ADC-CONFIGURED PORTS
TEMPERATURE (°C)
ADC INTERNAL REFERENCE
vs. TEMPERATURE
125
17
14.5
-25
100
15
1
-50
75
ADC RANGE
-5V TO +5V
17.5
1000
50
IAVDD
vs. ADC CHANNELS
18
10000
SUPPLY CURRENT (µA)
25
TEMPERATURE (°C)
SUPPLY CURRENT
vs. TEMPERATURE
ADC RANGE -10V TO 0V
100000
2.506
IAVDD
IAVSSIO
1000
1
0.1
toc9b
10000
IAVDD
SUPPLY CURRENT (µA)
SUPPLY CURRENT (µA)
10000
0.1
SUPPLY CURRENT
vs. TEMPERATURE
ADC RANGE -5V TO +5V
DAC INTEGRAL NONLINEARITY
vs. DIGITAL CODE
INTERNAL REFERENCE
toc11
1.5
DAC DIFFERENTIAL NONLINEARITY
vs. DIGITAL OUTPUT CODE
INTERNAL REFERENCE
toc12
toc13
1
2.502
0.5
2.500
-0.5
2.496
-1
-50
-25
0
25
50
75
TEMPERATURE (°C)
www.maximintegrated.com
100
125
0.4
0
2.498
2.494
0.6
DNL (LSB)
1
INL (LSB)
REFERENCE VOLTAGE (V)
0.8
2.504
0.2
0
-0.2
-0.4
-0.6
RANGE 0V TO 10V
RANGE -5V TO +5V
RANGE -10V TO 0V
-1.5
0
1000
2000
RANGE 0V TO 10V
RANGE -5V TO +5V
RANGE -10V TO 0V
-0.8
-1
3000
DAC CODE (DECIMAL)
4000
0
1000
2000
3000
4000
DAC CODE (DECIMAL)
Maxim Integrated │ 13
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
Typical Operating Characteristics (continued)
(TA = +25°C, unless otherwise noted.)
DAC INTEGRAL NONLINEARITY
vs. DIGITAL CODE
EXTERNAL REFERENCE
DAC DIFFERENTIAL NONLINEARITY
vs. DIGITAL OUTPUT CODE
EXTERNAL REFERENCE
toc14
1.5
1
DAC OFFSET ERROR
vs. TEMPERATURE
toc15
0.8
1
0.6
0
OFFSET ERROR (LSB)
0.2
DNL (LSB)
INL (LSB)
2.5
0.4
0.5
0
-0.2
-0.5
-0.4
-1
-0.6
RANGE 0V TO 10V
RANGE -5V TO +5V
RANGE -10V TO 0V
-1.5
0
1000
-1
3000
0
4000
1000
DAC CODE (DECIMAL)
DAC GAIN ERROR
vs. TEMPERATURE
toc17
2
1.5
0.5
-0.5
RANGE 0V TO 10V
RANGE 0V TO 10V
RANGE -5V TO +5V
RANGE -10V TO 0V
-0.8
2000
toc16
3.5
-1.5
RANGE -5V TO +5V
RANGE -10V TO 0V
-2.5
2000
3000
4000
-50
-25
0
25
50
75
100
DAC CODE (DECIMAL)
TEMPERATURE (°C)
DAC OFFSET ERROR
vs. SUPPLY VOLTAGE
DAC GAIN ERROR
vs. SUPPLY VOLTAGE
toc18
4
125
toc19
-0.1
1.5
3
0.5
0
-0.5
-0.3
GAIN ERROR (LSB)
OFFSET ERROR (LSB)
2
1
0
RANGE 0V TO 10V
-1.5
-2
-50
-25
0
25
50
RANGE -5V TO +5V
RANGE -10V TO 0V
RANGE -10V TO 0V
100
-2
125
4.7
4.8
4.9
TEMPERATURE (°C)
toc20a
10000
IAVSSIO
IAVDD
1000
100
IAVDDIO
10
IAVDDIO
-50
-25
0
25
50
75
TEMPERATURE (°C)
www.maximintegrated.com
RANGE -5V TO +5V
RANGE -10V TO 0V
-1.5
5
5.1
5.2
4.7
5.3
4.8
4.9
toc20b
100
IAVDDIO
10
100
125
0.1
100000
IAVDD
1000
5.1
5.2
SUPPLY CURRENT
vs. TEMPERATURE
DAC RANGE -10V TO 0V
10000
IAVSSIO
5
5.3
SUPPLY VOLTAGE (V)
IAVDDIO
1
1
0.1
RANGE 0V TO 10V
-1.3
SUPPLY CURRENT
vs. TEMPERATURE
DAC RANGE -5V TO +5V
100000
SUPPLY CURRENT (µA)
SUPPLY CURRENT (µA)
10000
-0.9
SUPPLY VOLTAGE (V)
SUPPLY CURRENT
vs. TEMPERATURE
DAC RANGE 0V TO 10V
100000
-0.7
RANGE 0V TO 10V
-1
RANGE -5V TO +5V
75
-0.5
-1.1
-1
SUPPLY CURRENT (µA)
GAIN ERROR (LSB)
1
IAVSSIO
toc20c
IAVDD
1000
100
IAVDDIO
10
IAVDDIO
1
-50
-25
0
25
50
75
TEMPERATURE (°C)
100
125
0.1
-50
-25
0
25
50
75
100
125
TEMPERATURE (°C)
Maxim Integrated │ 14
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
Typical Operating Characteristics (continued)
(TA = +25°C, unless otherwise noted.)
IAVDD
vs. DAC CHANNELS
19
toc21a
5
6
ADC RANGE
0V TO 10V
16
15
ADC RANGE
-5V TO +5V
2
4
6
ADC RANGE
-5V TO +5V
3
ADC RANGE
-10V TO 0V
2.5
2
1.5
1
ADC RANGE
-10V TO 0V
0
3.5
8
10
12
2
4
6
8
10
toc22
DAC SETTLING TIME
CHANGE FROM
PSV1 TO PSV2
ADC RANGE
-5V TO +5V
4
ADC RANGE
0V TO 10V
3
2
0
0
12
NUMBER OF DAC-CONFIGURED PORTS
DAC INTERNAL REFERENCE
vs. TEMPERATURE
2.506
0
5
ADC RANGE
-10V TO 0V
1
ADC RANGE
0V TO 10V
0.5
NUMBER OF DAC-CONFIGURED PORTS
IAVSSIO CURRENT (mA)
17
IAVDDIO CURRENT (mA)
IAVDD CURRENT (mA)
toc21c
4
14
0
2
4
6
8
10
DAC SETTLING TIME
CHANGE FROM MIN TO MAX
NO LOAD
toc23
12
NUMBER OF DAC-CONFIGURED PORTS
toc24a
PSV1 = 0X000
PSV2 = 0XFFF
2.504
REFERENCE VOLTAGE (V)
IAVSSIO
vs. DAC CHANNELS
7
toc21b
4.5
18
13
IAVDDIO
vs. DAC CHANNELS
2.502
2.500
2V/div
2V/div
2.498
2.496
2.494
-50
-25
0
25
50
75
100
125
5µs/div
2.5µs/div
TEMPERATURE (°C)
DAC SETTLING TIME
CHANGE FROM MAX TO MIN
NO LOAD
DAC SETTLING TIME
CHANGE FROM MIN TO MAX
1µF CAP LOAD
toc24b
2V/div
2.5µs/div
www.maximintegrated.com
DAC SETTLING TIME
CHANGE FROM MAX TO MIN
1µF CAP LOAD
toc24c
2V/div
2V/div
50µs/div
toc24d
50µs/div
Maxim Integrated │ 15
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
Typical Operating Characteristics (continued)
(TA = +25°C, unless otherwise noted.)
DAC DROOP RATE
vs. TEMPERATURE
(DAC RANGE -5V TO +5V)
toc25a
0.30
0.07
0.20
DROOP RATE (mV/s)
DROOP RATE (mV/s)
AVDD = 5.25V
0.15
0.10
0.06
0.05
0.04
0.03
-50
-25
0
25
50
75
100
AVDD
= 5.25V
VAVDD
= 5.25V
-0.15
-0.20
-0.25
-50
-25
0
25
50
75
100
-50
125
50
75
100
DAC VOH AND VOL
vs. TEMPERATURE
(ILOAD = 25mA)
DAC DRIVE CURRENT LIMIT
vs. TEMPERATURE
DAC = 0V, SHORTED TO VDDIO
DAC DRIVE CURRENT LIMIT
vs. TEMPERATURE
DAC = 10V, SHORTED TO VSSIO
toc26
62.0
toc27
62.0
61.6
0.700
61.4
61.4
0.600
VOL
VOH
0.400
CURRENT (mA)
61.8
61.6
CURRENT (mA)
61.8
61.2
61.0
60.8
60.8
60.6
0.200
60.4
60.4
0.100
60.2
60.2
0.000
60.0
25
50
75
100
125
-50
-25
0
25
50
75
100
60.0
125
-50
-25
0
25
50
75
TEMPERATURE (°C)
TEMPERATURE (°C)
TEMPERATURE (°C)
MAJOR-CODE TRANSITION GLITCH
DAC CODE FROM 0x7FF TO 0x800
DAC OUTPUT NOISE
INTERNAL REFERENCE
(0.1Hz TO 10Hz)
DAC OUTPUT NOISE
EXTERNAL REFERENCE
(0.1Hz TO 10Hz)
toc29
toc30
toc28
61.0
60.6
0
125
61.2
0.300
-25
25
TEMPERATURE (°C)
0.800
-50
0
TEMPERATURE (°C)
0.900
0.500
-25
TEMPERATURE (°C)
1.000
VOLTAGE (V)
-0.10
-0.40
0.00
125
VAVDD= =4.75V
4.75V
AVDD
VAVDD= =5V5V
AVDD
-0.35
0.01
0.00
-0.05
-0.30
0.02
0.05
toc25c
0.00
AVDD
VAVDD==4.75V
4.75V
5V
VAVDD==5V
AVDD
=
5.25V
V
AVDD= 5.25V
AVDD
0.08
AVDD = 5V
0.25
toc25b
0.09
AVDD = 4.75V
DAC DROOP RATE
vs. TEMPERATURE
(DAC RANGE -10V TO 0)
DROOP RATE (mV/s)
DAC DROOP RATE
vs. TEMPERATURE
(DAC RANGE 0 TO 10V)
100
125
toc31
CS
5V/div
20µV/div
20µV/div
DAC VOUT
ACCOUPLED
1mV/div
10µs/div
www.maximintegrated.com
1s/div
1s/div
Maxim Integrated │ 16
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
Typical Operating Characteristics (continued)
(TA = +25°C, unless otherwise noted.)
GPI OFFSET
vs. SUPPLY VOLTAGE
GPI OFFSET
vs. TEMPERATURE
toc32
4.5
toc33
6
toc34
38
4
5
36
OFFSET (mV)
3
2.5
2
1.5
HYSTERESIS (±mV)
3.5
OFFSET (mV)
GPI HYSTERESIS
vs. TEMPERATURE
40
4
3
2
1
VTH= =0.9V
0.9V
Vth
4.8
4.9
5
5.1
5.2
-50
5.3
SUPPLY VOLTAGE (V)
-25
0
25
50
75
100
20
VTH
VTH==1.65V
1.65V
125
VTH
VTH==2.5V
2.5V
-50
-25
0
25
50
75
100
125
TEMPERATURE (°C)
EXTERNAL TEMPERATURE
SENSOR ERROR
vs. TEMPERATURE
toc35
0.8
toc36
1.2
1.0
TEMPERATURE ERROR (°C)
0.6
TEMPERATURE ERROR (°C)
VTH
VTH==0.9V
0.9V
TEMPERATURE (°C)
INTERNAL TEMPERATURE
SENSOR ERROR
vs. TEMPERATURE
0.4
0.2
0.0
-0.2
-0.4
-0.6
28
22
VTH= =2.5V
2.5V
Vth
0
4.7
30
24
VTH= =1.65V
Vth
1.65V
VTH= =2.5V
2.5V
Vth
0
32
26
Vth
VTH= =0.9V
0.9V
1
VTH= =1.65V
1.65V
Vth
0.5
34
0.8
0.6
0.4
0.2
0.0
-0.2
-0.4
-50
-25
0
25
50
75
TEMPERATURE (°C)
www.maximintegrated.com
100
125
-0.6
-50
-25
0
25
50
75
100
125
TEMPERATURE (°C)
Maxim Integrated │ 17
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
PORT3
PORT2
AVDDIO
PORT1
23
PORT5
24
PORT4
AVSSIO
TOP VIEW
PORT6
Pin Configurations
22
21
20
19
18
17
PORT7
25
16 D1N
AGND1
26
15 D1P
AVDDIO
27
14 PORT0
PORT8
28
PORT9
29
PORT10
30
PORT11
31
DGND
32
12 AVDD
11 D0N
10 D0P
+
2
3
4
5
6
7
8
DIN
CS
DOUT
INT
CNVT
ADC_INT_REF
9
SCLK
DVDD
1
TQFN
5mm x 5mm
www.maximintegrated.com
13 AGND
MAX11311
DAC_REF
Maxim Integrated │ 18
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
Pin Description
PIN
NAME
FUNCTION
1
DVDD
2
DIN
Serial Interface Data Input
3
SCLK
Serial Interface Clock Input
4
CSB
Serial Interface Chip-Select. Active-low.
5
DOUT
Positive Digital Supply
Serial Interface Data Output
6
INT
7
CNVT
8
ADC_INT_REF
9
DAC_REF
10
D0P
1st External Temperature Sensor Positive Input
11
D0N
1st External Temperature Sensor Negative Input
12
AVDD
Positive Analog Supply
13
AGND
Analog Ground
14
PORT0
Configurable Mixed-Signal Port 0
15
D1P
2nd External Temperature Sensor Positive Input
16
D1N
2nd External Temperature Sensor Negative Input
17
PORT1
Configurable Mixed-Signal Port 1
18,27
AVDDIO
Analog Positive Supply For Mixed-Signal Ports. Connect both pins to AVDDIO.
19
PORT2
Configurable Mixed-Signal Port 2
20
PORT3
Configurable Mixed-Signal Port 3
21
PORT4
Configurable Mixed-Signal Port 4
22
PORT5
Configurable Mixed-Signal Port 5
23
AVSSIO
Analog Negative Supply for Mixed-Signal Ports.
24
PORT6
Configurable Mixed-Signal Port 6
25
PORT7
Configurable Mixed-Signal Port 7
26
AGND1
Analog Ground
28
PORT8
Configurable Mixed-Signal Port 8
29
PORT9
Configurable Mixed-Signal Port 9
30
PORT10
Configurable Mixed-Signal Port 10
31
PORT11
Configurable Mixed-Signal Port 11
32
DGND
—
EP
www.maximintegrated.com
Interrupt Open-Drain Output. Active-low.
ADC Trigger Control Input. Active-low.
ADC Internal Voltage Reference Output. Connect a bypass capacitor at this pin (4.7µF to 10µF).
DAC External/Internal Voltage Reference Input. Connect a bypass capacitor at this pin
(4.7µF to 10µF).
Digital Ground
Exposed Pad. Connect EP to AVSSIO.
Maxim Integrated │ 19
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
Application Circuits
MAX11311
SCL_5V
SCL_3V3
SDA_5V
SDA_3V3
0V to +10V
ADC
4-20mA OUTPUT
Rs
DAC
ADC
COOLING
FAN
MAX44285
CSA
RLOAD
SPEED CONTROLLER
HEATER
THERMAL
PROBE
4 – 20mA
ADC
DAC
THERMAL
CONTROL
LEVEL
TRANSLATOR
10V
TEMPERATURE SENSOR
AND MONITOR
Rs
MAX44285
CURRENT REGULATION
DAC
CURRENT SENSE
ADC
VOLTAGE SENSE
ADC
SPI
MINIQUSB
USB
CSA
PC
Control and Monitoring Solution
www.maximintegrated.com
Maxim Integrated │ 20
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
Detailed Description
•
Single conversion mode. The ADC performs a single
conversion at the current port in the series of ADCconfigured ports when CNVT is asserted.
•
Continuous sweep mode. The ADC continuously
sweeps the ADC-configured ports. The CNVT port has
no effect in this mode.
Functional Overview
The MAX11311 has 12 configurable mixed-signal I/O
ports. Each port is independently configured as a DAC
output, an ADC input, a GPI, a GPO, or an analog switch
terminal. User-controllable parameters are available for
each of those configurations. The device offers one
internal and two external temperature sensors. The serial
interface operates as a SPI Mode 0 interface.
The DAC is used to drive out a voltage defined by the
DAC data register of the DAC-configured ports. The DAC
uses either an internal or external voltage reference. The
selection of the voltage reference is set for all the ports
and cannot be configured on a port-by-port basis.
The ADC converts voltages applied to the ADC-configured
ports. The ADC can operate in single-ended mode or in
differential mode, by which any two ports can form a
differential pair. The port configured as the negative
input of the ADC can be used by more than one differential
ADC input pairs. The ADC uses an internal voltage
reference. In some configurations, the ADC uses the DAC
voltage reference. The ADC voltage reference selection
can be configured on a port-by-port basis.
Interrupts provide the host with the occurrence of userselected events through the configuration of an interrupt
mask register.
ADC Operations
The ADC is a 12-bit, low-power, successive approximation
analog-to-digital converter, capable of sampling a single
input at up to 400ksps. The ADC’s conversion rate can be
programmed to 400ksps, 333ksps, 250ksps, or 200ksps.
The default conversion rate setting is 200ksps. Each
ADC-configured port can be programmed for one of four
input voltage ranges: 0V to +10V, -5V to +5V, -10V to 0V,
and 0V to +2.5V. The ADC uses the internal ADC 2.5V
voltage reference, or, in some cases, the DAC voltage
reference. The voltage reference can be selected on a
port-by-port basis.
ADC Control
The ADC can be triggered using an external signal CNVT
or from a control bit. CNVT is active-low and must remain
low for a minimal duration of 0.5µs to trigger a conversion.
Four configurations are available:
•
Idle mode (default setting).
•
Single sweep mode. The ADC sweeps sequentially the
ADC-configured ports, from the lowest index port to
the highest index port, once CNVT is asserted.
www.maximintegrated.com
ADC Averaging Function
ADC-configured ports can be configured to average
blocks of 2, 4, 8, 16, 32, 64, or 128 conversion results.
The corresponding ADC data register is updated only
when the averaging is completed, thus decreasing the
throughput proportionally. If the number of samples to
average is modified for a given port, the content of the
ADC data register for that port is cleared before starting
to average the new block of samples.
ADC Mode Change
When users change the ADC active mode (continuous
sweep, single sweep, or single conversion), the ADC data
registers are reset. However, ADC data registers retain
content when the ADC is changed to idle mode.
ADC Configurations
The ADC can operate in single-ended, differential, or
pseudo-differential mode. In single-ended mode, the PIXI
port is the positive input to the ADC while the negative
input is grounded internally (Figure 3). In differential mode
(Figure 4), any pair of PIXI ports can be configured as
inputs to the differential ADC. In pseudo-differential mode
(Figure 5), one PIXI port produces the voltage applied
to the negative input of the ADC while another PIXI port
forms the positive input.
The ADC data format is straight binary in single-ended
mode, and two’s complement in differential and pseudodifferential modes.
DAC Operations
The MAX11311 uses a 12-bit DAC, which operates at the
rate of 40µs per port. Since up to 12 ports can be configured
in DAC-related modes, the minimum refresh rate per port
is 2.083kHz.
No external component is required to set the offset and
gain of the DAC drivers. The PIXI port driver features a
wide output voltage range of ±10V and high current capability
with dedicated power supplies (AVDDIO, AVSSIO).
The DAC uses either the internal or external voltage reference.
Unlike the ADC, the DAC voltage reference cannot be
configured on a port-by-port basis. DAC mode configuration
is illustrated in Figure 6.
Maxim Integrated │ 21
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
ADC_INT_REF
CNVT
PORT
SCALING
BLOCK
SEQUENCER
DIGITAL
CORE
ADC
SERIAL
INTERFACE
SPI
12 BITS
UP TO 400ksps
INT
Figure 3. ADC with Single-Ended Input
ADC_INT_REF
ANY
PORT
ANY OTHER
PORT
SCALING
BLOCK
SCALING
BLOCK
CNVT
SEQUENCER
ADC
DIGITAL
CORE
SPI
12 BITS
UP TO 400ksps
SERIAL
INTERFACE
INT
Figure 4. ADC with Differential Inputs
ANY
PORT
ANY OTHER
PORT
ADC_INT_REF
SCALING
BLOCK
SCALING
BLOCK
CNVT
SEQUENCER
ADC
DAC_REF
INTERNAL OR
EXTERNAL FOR
ALL PORTS
SCALING
BLOCK
SEQUENCER
DIGITAL
CORE
SPI
SERIAL
INTERFACE
INT
DAC
Figure 5. ADC with Pseudo-Differential Input Set by DAC
www.maximintegrated.com
Maxim Integrated │ 22
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
DAC_REF
INTERNAL OR
EXTERNAL FOR
ALL PORTS
SERIAL
INTERFACE
SPI
DIGITAL
CORE
SEQUENCER
DAC
SCALING
BLOCK
PORT
0mA → 25mA
CURRENT LIMIT at
50mA
40µs to ±1 LSB
INT
Figure 6. DAC Configuration
CNVT
DAC_REF
INTERNAL OR EXTERNAL
FOR ALL PORTS
SERIAL
INTERFACE
SPI
DIGITAL
CORE
SEQUENCER
DAC
ADC_INT_REF
SCALING
BLOCK
PORT
DAC_REF
REFERENCE
MUX
ADC
SCALING
BLOCK
SEQUENCER
INT
Figure 7. DAC Configuration with ADC Monitoring
DAC operations can be monitored by the ADC. In such a
mode, the ADC samples the DAC-configured port to allow
the host to monitor that the voltage at the port is within
expectations given the accuracy of the ADC and DAC.
This ADC monitoring mode is shown in Figure 7.
its sequence can jump to update the port that just received
new data to convert. After having updated this port, the DAC
continues its default sequence from that port. In that mode,
users should allow a minimum of 80µs between DAC data
register updates for subsequent jump operations.
By default, the DAC updates the DAC-configured ports
sequentially. However, users can configure the DAC so that
www.maximintegrated.com
Maxim Integrated │ 23
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
In addition to port-specific DAC data registers, the host
can also use the same data for all DAC-related ports
using one of two preset DAC data registers.
configured port can be set to detect rising edges, falling
edges, either rising or falling edges, or none.
When a port is configured as GPO (Figure 9), the amplitude
of its logic-one level is set by its DAC data register. If the
DAC data register is set at 0x0FFF, the GPO logic-one
level is four times the DAC reference voltage. The logiczero level is always 0V. The host can set the logic state
of GPO-configured ports through the corresponding GPO
data registers.
All DAC output drivers are protected by overcurrent limit
circuitry. In case of overcurrent, the MAX11311 generates
an interrupt. Detailed status registers are offered to the
host to determine which ports are current limited.
General-Purpose Input and Output
Each PIXI port can be configured as a GPI or a GPO. The
GPI threshold (Figure 8) is adjusted by setting the DAC
data register of that GPI port to the corresponding voltage.
If the DAC data register is set at 0x0FFF, the GPI threshold
is the DAC reference voltage. The amplitude of the input
signal must be contained within 0V to VAVDD. The GPI-
DAC_REF INTERNAL OR
EXTERNAL FOR ALL PORTS
SEQUENCER
PORT
DAC
DIGITAL
CORE
GPI
SERIAL
INTERFACE
SPI
±30mV HYSTERESIS
INT
Figure 8. GPI Mode
DAC_REF INTERNAL OR
EXTERNAL FOR ALL PORTS
DAC
SERIAL
INTERFACE
SPI
DIGITAL
CORE
SEQUENCER
SCALING
BLOCK
GPO
PORT
CURRENT LIMIT at 50mA
INT
Figure 9. GPO Mode
www.maximintegrated.com
Maxim Integrated │ 24
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
Unidirectional and Bidirectional
Level Translator Operations
By combining GPI- and GPO-configured ports, unidirectional
level translator paths can be formed. The signaling at the
input of the path can be different from the signaling at the
end (Figure 10). For example, a unidirectional path could
convert a signal from 1.8V logic level to 3.3V logic level.
The unidirectional path configuration allows for the transmission
of signals received on a GPI-configured port to one or
more GPO-configured ports.
Pairs of adjacent PIXI ports can also form bidirectional
level translator paths that are targeted to operate with
open-drain drivers (Figure 11). In this configuration, adjacent
PIXI ports must be from the same six-channel group:
PORT0 to PORT5 or PORT6 to PORT11. When used as
a bidirectional level translator, the pair of PIXI ports must
be accompanied with external pullup resistors to meet
proper logic levels.
DAC_REF
INTERNAL OR
EXTERNAL FOR ALL
PORTS
SEQUENCER
ANY
PORT
SERIAL
INTERFACE
DAC
DAC
SEQUENCER
DIGITAL
CORE
GPI
SCALING
BLOCK
GPO
SPI
ANY OTHER
PORT
INT
Figure 10. Unidirectional Level Translator Path Mode
CHIP1 WITH VDD1
LOGIC LEVEL
VDD2
VDD1
MAX11311
PIXI[i]
LOGIC
CONTROLLER
CHIP2 WITH VDD2
LOGIC LEVEL
PIXI[i+1]
LOGIC
CONTROLLER
Figure 11. Bidirectional Level Translation Application Diagram
www.maximintegrated.com
Maxim Integrated │ 25
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
Internally or Externally Controlled
Analog Switch Operation
port. To turn the switch “OFF”, the host must set that PIXI
port in high-impedance configuration.
Two adjacent PIXI ports from the same group of ports
(PORT0 to PORT5 or PORT6 to PORT11) can form
a 60Ω analog switch that is controlled by two different
configurations. Analog switches cannot be configured
between programmable ports in different groups, such
as between PORT5 and PORT6 or between PORT0
and PORT11. In one configuration, the switch is dynamically
controlled by any other GPI-configured PIXI port, as
illustrated in Figure 12. The signal applied to that GPIconfigured port can be inverted.
In the other configuration, the switch is programmed to be
permanently “ON” by configuring the corresponding PIXI
Power-Supply Brownout Detection
The MAX11311 features a brownout detection circuit that
monitors AVDDIO and AVDD pins. When AVDDIO goes
below approximately 4.0V, an interrupt is registered, and
the interrupt port is asserted if not masked. When AVDD
goes below approximately 4.0V, the device resets.
SPI Operations
The MAX11311 SPI interface complies with the timing
of Mode 0, as illustrated in Figure 13. The MAX11311
samples incoming data on the rising edge of SCLK and
releases outgoing data on the falling edge of SCLK.
GPI
PIXI PORT[i]
ANY OTHER PORT
PIXI PORT[i+1]
Figure 12. PIXI Ports as a Controllable Analog Switch
SCLK
B23
DIN
DOUT
B23
B22
B21
B3
B2
B1
B0
B22
B21
B3
B2
B1
B0
CS
Figure 13. SPI Timing (Mode 0)
www.maximintegrated.com
Maxim Integrated │ 26
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
SPI transactions are made of a minimum of three bytes.
Each transaction is defined by the assertion of CS. The
first byte contains the address and the read/write bit. The
second byte carries the most significant byte of the data
to either write or read. The third byte contains the least
significant byte of the data to either write or read. Such a
transaction is shown in Table 1. For write transactions, the
targeted register content is modified only after the third
byte has been fully received. The bits come out of DOUT
(or come in DIN), most significant bit first.
Note that the duration of the transaction is determined
by the assertion of CS. If CS remains asserted past the
third byte, and if SCLK remains active past the third byte,
the MAX11311 assumes that a second data sample is
received (or transmitted) corresponding to the next register
address. The address keeps on incrementing as CS
remains asserted and SCLK remains active. Table 2
shows an example of such a burst transaction.
Each time a new data sample is read or written, the register
address is incremented by one until it reaches the last
register address.
If a transaction targets an unused address, nothing is
written within the MAX11311 for write transactions, and
all zeros are read back for read transactions. Similarly, if
Table 1. Single Register SPI Transaction
Format
B7
B6
1st Byte
B5
B4
B3
B2
Address[6:0]
2nd Byte
Data[15:8]
3rd Byte
Data[7:0]
B1
B0
R/WB
a write transaction targets a read-only register, nothing is
written to the device.
Burst Transaction Address
Incrementing Modes
With a burst transaction, the address of the initial register
is entered once. The data of the targeted register can then
be written or read. If the serial clock keeps running, and if
CS remains asserted, the device increments the address
pointer and writes or reads the next data after the next
16 serial clock periods. This scheme goes on until CS is
deasserted.
There are two address incrementing modes. In one mode,
the address is simply incremented by one (default mode),
while in the other, the address is incremented contextually.
When writing DAC data registers in a burst fashion using
contextual addressing, the host would write the address
of the first port that is DAC-configured (starting from the
lowest port index). As CS remains asserted and another
set of 16 serial clock cycles are received, the next DACconfigured port is written. This scheme continues until the
last DAC-configured port is reached. At that point, any
additional serial clock cycle results in looping back to the
first DAC-configured port.
The contextual addressing scheme is only valid for writing
DAC data registers, as described above, and reading
ADC data registers.
Interrupt Operations
The MAX11311 issues interrupts to alert the host of various
events. All events are recorded by the interrupt register.
The assertion of an interrupt register bit results in the
assertion of the interrupt port (INT) if that interrupt bit is
Table 2. Multiple Register SPI Transaction Format
B7
1st Byte
B6
B5
B4
B3
Address_N[6:0]
2nd Byte
Data_N[15:8]
3rd Byte
Data_N[7:0]
4th Byte
Data_N+1[15:8]
5th Byte
Data_N+1[7:0]
6th Byte
Data_N+2[15:8]
7th Byte
Data_N+2[7:0]
8th Byte
Data_N+3[15:8]
9th Byte
Data_N+3[7:0]
10th Byte
Data_N+4[15:8]
11th Byte
Data_N+4[7:0]
www.maximintegrated.com
B2
B1
B0
R/WB
Maxim Integrated │ 27
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
not masked. By default, all interrupts are masked upon
power-up or reset. The interrupts are listed hereafter.
The ADCFLAG (ADC Flag) interrupt indicates that the
ADC just completed a conversion or set of conversions.
It is asserted either at the end of a conversion when the
ADC is in single-conversion mode or at the end of a
sweep when the ADC is either in single-sweep mode or
continuous-sweep mode. ADCFLAG is cleared when the
interrupt register is read.
The ADCDR (ADC Data Ready) interrupt is asserted
when at least one ADC data register is refreshed. Since
one conversion per ADC-configured port is performed
per sweep, many sweeps may be required before refreshing
the data register of a given ADC-configured port that
utilizes the averaging function. See the ADC Averaging
Function section. To determine which ADC-configured
port received a new data sample, the host must read
the ADC status registers. ADCDR is cleared after the
interrupt register and both ADC status registers are read
subsequently.
The ADCDM (ADC Data Missed) interrupt is asserted when
any ADC data register is not read by the host before new
data is stored in that ADC data register. ADCDM is cleared
after the interrupt register is read.
The GPIER (GPI Event Received) interrupt indicates that
an event has been received on one of the GPI-configured
ports. Each GPI port can be configured to generate an
interrupt for an event such as detecting a rising edge, a
falling edge, or either edge at the corresponding port. If
the GPI port is configured to detect no edge, it is equivalent
to masking the interrupt related to that port. A GPI status
register allows the host to identify which port detected the
event. GPIER is cleared after the interrupt register and
both GPI status registers are read subsequently.
The GPIEM (GPI Event Missed) interrupt informs the
host that it did not service the GPI interrupt caused by the
occurrence of an event recorded by GPI status registers
before another event was received on the same port. The
host must read the interrupt register and the GPI status
registers whenever a GPI event received interrupt occurs;
otherwise, the GPIEM register is asserted upon receiving
the next event. This interrupt must be used in conjunction
with the GPIER interrupt bit to operate properly. GPIEM
is cleared after the interrupt register and both GPI status
registers are read subsequently.
The DACOI (DAC Overcurrent) interrupt indicates that
a DAC-configured port current exceeded approximately
50mA. This limit is not configurable. A DAC overcurrent
status register allows the host to identify which DAC-
www.maximintegrated.com
configured port exceeded the 50mA current limit. DACOI
is cleared after the interrupt register is read, and both
DAC overcurrent status registers are read subsequently.
The TMPINT[2:0] (Internal Temperature Monitor)
interrupt has three sources of interrupt, each independently
controllable: a new internal temperature value is ready, the
internal temperature value exceeds the maximum limit, or
the internal temperature value is below the minimum limit.
TMPINT is cleared after the interrupt register is read.
The TMPEXT1[2:0] (1st External Temperature Monitor)
interrupt has three sources of interrupt, each independently
controllable: a new first external temperature value is
ready, the first external temperature value exceeds the
maximum limit, or the first external temperature value is
below the minimum limit. TMPEXT1 is cleared after the
interrupt register is read.
The TMPEXT2[2:0] (2nd External Temperature Monitor)
interrupt has three sources of interrupt, each independently
controllable: a new second external temperature value is
ready, the second external temperature value exceeds
the maximum limit, or the second external temperature
value is below the minimum limit. TMPEXT2 is cleared
after the interrupt register is read.
The VMON (High-Voltage Supply Monitor) interrupt is triggered
when AVDDIO supply voltage falls below approximately
4V. VMON is cleared after the interrupt register is read.
Temperature Sensors Overview
The MAX11311 integrates one internal and two external
temperature sensors. The external sensors are diodeconnected transistors, typically a low-cost, easily mounted
2N3904 NPN type, that replace conventional thermistors or thermocouples. The external sensors’ accuracy is
typically ±1°C over the -40°C to +150°C temperature range
with no calibration necessary. Use of a transistor with a
different ideality factor produces a proportionate difference
in the absolute measured temperature. Parasitic series
resistance results in a temperature reading error of about
0.25°C per Ohm of resistance. The MAX11311 features a
series resistance cancellation mode (RS_CANCEL) that
eliminates this error for resistances up to 10 Ohms. The
external sensors can also measure the die temperature
of other ICs, such as microprocessors, that contain a substrateconnected diode available for temperature-sensing
purposes. Temperature data can be read from the
temperature data registers. The temperature data
format is in two’s complement, with one LSB representing
0.125°C.
Maxim Integrated │ 28
www.maximintegrated.com
Interrupt
ADC data status;
ports 0-10
ADC data status;
port 11
Overcurrent status;
ports 0-10
Overcurrent status;
port 11
GPI status;
ports 0-10
GPI status; port 11
0x01 (R)
0x02 (R)
0x03 (R)
0x04 (R)
0x05 (R)
0x06 (R)
0x07 (R)
Reset
LPEN
GPIMD_10[1:0]
UNUSED
UNUSED
DAC preset
data #1
DAC preset
data #2
Temperature
monitor
Configuration
0x14 (R/W)
0x16 (R/W)
0x17 (R/W)
0x18 (R/W)
B11
GPIMD_9[1:0]
B10
UNUSED
GPIMD_7[1:0]
GPIMD_2[1:0]
TmPCTL[2:0]
TmPExt1
MSK[2:0]
DACPRSTDAT1[11:0]
UNUSED
reserved reserved
UNUSED
reserved
GPIMD_8[1:0]
reserved reserved
UNUSED
reserved
GPIMD_3[1:0]
reserved reserved
UNUSED
reserved
B7
GPID
MMSK
TMPEXT2MONCFG
[1:0]
DACPRSTDAT2[11:0]
reserved
reserved
GPIMD_0[1:0]
DACOI
MSK
ADCconv[1:0]
GPODAT[5:0]
GPIDAT[5:0]
TMPEXT2DAT[11:0]
GPIMD_6[1:0]
reserved
GPIST[5:0]
DACOIST[5:0]
TMPEXT1DAT[11:0]
GPIMD_1[1:0]
TmPint
MSK[2:0]
THSHDN
GPIDM
B4
ADCST[5:0]
DACOI
B5
TMPINTDAT[11:0]
B6
DACREF
DEVID[15:0]
TmPint[2:0]
reserved reserved
UNUSED
reserved
B8
reserved reserved
B9
UNUSED
reserved
TmPExt1[2:0]
RS_CANCEL TMPPER
GPIMD_4[1:0]
GPI IRQ mode;
port 11
TmPExt2
MSK[2:0]
GPI IRQ mode;
ports 10–6
BRST
0x13 (R/W)
VMON
MSK
GPIMD_5[1:0]
Device control
0x10 (R/W)
GPODAT[10:6]
GPIDAT[10:6]
UNUSED
UNUSED
0x12 (R/W)
GPO data;
port 11
0x0E (R/W)
GPIST[10:6]
Interrupt mask
GPO data;
ports 10-0
0x0D (R/W)
B12
DACOIST[10:6]
ADCST[10:6]
TmPExt2[2:0]
B13
UNUSED
B14
GPI IRQ mode;
ports 0–5
GPI data;
port 11
0x0C (R)
VMON
B15
0x11 (R/W)
GPI data;
ports10-0
temperature data
temperature data
2nd external
0x0B (R)
0x0A (R)
0x09 (R)
Internal
temperature data
1st external
Device ID
0x00 (R)
0x08 (R)
DESCRIPTION
ADDRESS
Table 3. Register Table (Read/Write)
reserved
reserved
reserved
reserved
reserved
ADCDM
B2
ADCDM
MSK
TMPEXT1MONCFG
[1:0]
reserved
reserved
reserved
GPIDR
MSK
DACCtL[1:0]
reserved
reserved
reserved
reserved
reserved
GPIDR
B3
reserved
ADCST[11]
reserved
ADCFLAG
B0
GPODAT[11]
reserved
GPIDAT[11]
reserved
GPIST[11]
reserved
ADCFLAG
MSK
TMPINTMONCFG
[1:0]
GPIMD_11[1:0]
reserved
reserved
ADCDR
MSK
ADCCTL[1:0]
reserved
reserved
reserved
reserved
reserved
reserved
reserved DACOIST[11]
reserved
reserved
reserved
ADCDR
B1
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0xFFFF
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0424
DEFAULT
Register bits that are shown unused do not impact device functionality and read out as “0”. Register bits that shown as “reserved” cannot be
written by a value different from their default value. Writing a different value to those bits may affect the functionality of the device.
Register Description
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
Maxim Integrated │ 29
0x19 (R/W)
www.maximintegrated.com
B13
reserved
FuncID_0[3:0]
FuncID_1[3:0]
FuncID_2[3:0]
FuncID_3[3:0]
FuncID_4[3:0]
FuncID_5[3:0]
reserved
FuncID_6[3:0]
FuncID_7[3:0]
FuncID_8[3:0]
FuncID_9[3:0]
FuncID_10[3:0]
FuncID_11[3:0]
reserved
reserved
Port 0
configuration
Port 1
configuration
Port 2
configuration
Port 3
configuration
Port 4
configuration
Port 5
configuration
reserved
reserved
reserved
Port 6
configuration
Port 7
configuration
Port 8
configuration
Port 9
configuration
Port 10
configuration
Port 11
configuration
reserved
0x20 (R/W)
0x21 (R/W)
0x22 (R/W)
0x23 (R/W)
0x24 (R/W)
0x25 (R/W)
0x26 (R/W)
0x27 (R/W)
0x28 (R/W)
0x29 (R/W)
0x2A (R/W)
0x2B (R/W)
0x2C (R/W)
0x2D (R/W)
0x2E (R/W)
0x2F (R/W)
0x30 (R/W)
0x31 (R/W)
reserved
reserved
reserved
reserved
UNUSED
temperature low
threshold
0x1E (R/W)
UNUSED
UNUSED
UNUSED
UNUSED
UNUSED
B14
temperature high
threshold
2nd external
B15
0x1D (R/W)
temperature low
threshold
2nd external
temperature high
threshold
1st external
0x1C (R/W)
0x1B (R/W)
Internal
temperature low
threshold
1st external
Internal
temperature high
threshold
0x1A (R/W)
DESCRIPTION
ADDRESS
B12
B11
B10
B9
Table 3. Register Table (Read/Write) (continued)
B8
B7
TMPINTLO[11:0]
TMPINTHI[11:0]
B5
reserved
FUNCPRM_11[11:0]
FUNCPRM_10[11:0]
FUNCPRM_9[11:0]
FUNCPRM_8[11:0]
FUNCPRM_7[11:0]
FUNCPRM_6[11:0]
reserved
reserved
reserved
FUNCPRM_5[11:0]
FUNCPRM_4[11:0]
FUNCPRM_3[11:0]
FUNCPRM_2[11:0]
FUNCPRM_1[11:0]
FUNCPRM_0[11:0]
reserved
reserved
TMPEXT2LO[11:0]
TMPEXT2HI[11:0]
TMPEXT1LO[11:0]
TMPEXT1HI[11:0]
B6
B4
B3
B2
B1
B0
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0800
0x07FF
0x0800
0x07FF
0x0800
0x07FF
DEFAULT
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
Maxim Integrated │ 30
UNUSED
UNUSED
UNUSED
UNUSED
UNUSED
UNUSED
UNUSED
reserved
reserved
reserved
Port 0 ADC data
Port 1 ADC data
Port 2 ADC data
Port 3 ADC data
Port 4 ADC data
Port 5 ADC data
reserved
reserved
reserved
Port 6 ADC data
Port 7 ADC data
Port 8 ADC data
Port 9 ADC data
Port 10 ADC data
Port 11 ADC data
reserved
reserved
reserved
reserved
reserved
Port 0 DAC data
Port 1 DAC data
Port 2 DAC data
Port 3 DAC data
Port 4 DAC data
Port 5 DAC data
reserved
reserved
reserved
Port 6 DAC data
Port 7 DAC data
Port 8 DAC data
Port 9 DAC data
reserved
reserved
reserved
0x40 (R)
0x41 (R)
0x42 (R)
0x43 (R)
0x44 (R)
0x45 (R)
0x46 (R)
0x47 (R)
0x48 (R)
0x49 (R)
0x4A (R)
0x4B (R)
0x4C (R)
0x4D (R)
0x4E (R)
0x4F (R)
0x50 (R)
0x51 (R)
0x52 (R)
0x53 (R)
0x60 (R/W)
0x61 (R/W)
0x62 (R/W)
0x63 (R/W)
0x64 (R/W)
0x65 (R/W)
0x66 (R/W)
0x67 (R/W)
0x68 (R/W)
0x69 (R/W)
0x6A (R/W)
0x6B (R/W)
0x6C (R/W)
0x6D (R/W)
0x6E (R/W)
0x6F (R/W) Port 10 DAC data
Port 11 DAC data
0x33 (R/W)
www.maximintegrated.com
0x70 (R/W)
0x71 (R/W)
0x72 (R/W)
0x73 (R/W)
UNUSED
UNUSED
UNUSED
UNUSED
UNUSED
UNUSED
UNUSED
UNUSED
UNUSED
UNUSED
UNUSED
UNUSED
UNUSED
UNUSED
UNUSED
UNUSED
UNUSED
UNUSED
UNUSED
UNUSED
UNUSED
UNUSED
UNUSED
UNUSED
UNUSED
UNUSED
UNUSED
UNUSED
UNUSED
UNUSED
UNUSED
UNUSED
UNUSED
reserved
reserved
B13
reserved
B14
0x32 (R/W)
B15
DESCRIPTION
ADDRESS
B12
B11
B10
B9
Table 3. Register Table (Read/Write) (continued)
B8
B7
ADCDAT_9[11:0]
ADCDAT_8[11:0]
ADCDAT_7[11:0]
ADCDAT_6[11:0]
reserved
reserved
reserved
ADCDAT_5[11:0]
ADCDAT_4[11:0]
ADCDAT_3[11:0]
ADCDAT_2[11:0]
ADCDAT_1[11:0]
ADCDAT_0[11:0]
reserved
reserved
reserved
reserved
B5
reserved
reserved
reserved
DaCDAT_11[11:0]
DaCDAT_10[11:0]
DaCDAT_9[11:0]
DaCDAT_8[11:0]
DaCDAT_7[11:0]
DaCDAT_6[11:0]
reserved
reserved
reserved
DaCDAT_5[11:0]
DaCDAT_4[11:0]
DaCDAT_3[11:0]
DaCDAT_2[11:0]
DaCDAT_1[11:0]
DaCDAT_0[11:0]
reserved
reserved
reserved
reserved
reserved
ADCDAT_11[11:0]
ADCDAT_10[11:0]
B6
B4
B3
B2
B1
B0
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
DEFAULT
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
Maxim Integrated │ 31
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
Register Detailed Description
Device ID Register (Read)
BIT
15:0
FIELD NAME
DEVID[15:0]
DESCRIPTION
Device ID
•
0000_0100_0010_0100
Interrupt Register (Read)
BIT
FIELD NAME
0
ADCFLAG
1
2
3
4
5
DESCRIPTION
ADC flag interrupt
•
Asserted when the ADC completes a conversion (ADC set in single-conversion mode) or when
the ADC completes a sweep (ADC set in single-sweep or continuous-sweep mode).
•
No interrupt is generated when the ADC is in idle mode.
•
Cleared after the interrupt register is read.
ADCDR
ADC data ready interrupt
•
Asserted when any ADC data register receives a new data sample. If a port is configured to
average 2N samples, it takes 2N sweeps for that port data register to be refreshed and assert
ADCDR.
•
Data registers are refreshed either at the end of a conversion (ADC set in single-conversion
mode) or at the end of a sweep (ADC set in single-sweep or continuous-sweep mode).
•
Cleared after the interrupt register is read, and after both ADCST[10:0] and ADCST[11] registers
are read subsequently.
ADCDM
ADC data missed interrupt
•
Asserted when the host missed reading a port’s ADC data register by the time that port’s ADC
data register is overwritten by new data.
•
Cleared after the interrupt register is read.
GPIDR
GPI event ready interrupt
•
Asserted when a new event is captured by GPI-configured ports. The type of event is set by the
corresponding GPI IRQ mode register. The host can then consult GPIST[10:0] and GPIST[11]
registers to identify the port that caused the interrupt.
•
Cleared after the interrupt register is read, and after both GPIST[10:0] and GPIST[11] are read
subsequently.
GPIDM
GPI event missed interrupt
•
Asserted when the host missed reading the GPI status register by the time that register is
overwritten.
•
Must be used in conjunction with GPIDR for proper operation.
•
Cleared after the interrupt register is read, and after both GPIST[10:0] and GPIST[11] are read
subsequently.
DACOI
DAC driver overcurrent interrupt
•
Asserted when the DAC driver current exceeds approximately 50mA. The host can then read
DACOIST[10:0] and DACOIST[11] to identify the port that caused the interrupt.
•
Cleared after the interrupt register is read, and after both DACOIST[10:0] and DACOIST[11]
registers are read subsequently.
www.maximintegrated.com
Maxim Integrated │ 32
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
Interrupt Register (Read) (continued)
BIT
FIELD NAME
8:6
TMPINT[2:0]
11:9
14:12
15
DESCRIPTION
Internal temperature interrupts
•
TMPINT[2]: Asserted when the internal temperature value is larger than the value stored in
TMPINTHI[11:0]. Cleared after the interrupt register is read.
•
TMPINT[1]: Asserted when the internal temperature value is lower than the value stored in
TMPINTLO[11:0]. Cleared after the interrupt register is read.
•
TMPINT[0]: Asserted when a new temperature value is available. Cleared after the interrupt
register is read.
TMPEXT1[2:0]
1st external temperature interrupts
•
TMPEXT1[2]: Asserted when the 1st external temperature value is larger than the value stored in
TMPEXT1HI[11:0]. Cleared after the interrupt register is read.
•
TMPEXT1[1]: Asserted when the 1st external temperature value is lower than the value stored in
TMPEXT1LO[11:0]. Cleared after the interrupt register is read.
•
TMPEXT1[0]: Asserted when a new temperature value is available. Cleared after the interrupt
register is read.
TMPEXT2[2:0]
2nd external temperature interrupts
•
TMPEXT2[2]: Asserted when the 2nd external temperature value is larger than the value stored in
TMPEXT2HI[11:0]. Cleared after the interrupt register is read.
•
TMPEXT2[1]: Asserted when the 2nd external temperature value is lower than the value stored in
TMPEXT2LO[11:0]. Cleared after the interrupt register is read.
•
TMPEXT2[0]: Asserted when a new temperature value is available. Cleared after the interrupt
register is read.
VMON
High-voltage supply monitor interrupt
•
Asserted when the high voltage supply (AVDDIO) falls below approximately 4V.
•
Cleared after the interrupt register is read.
ADC Status Registers (Read)
BIT
7:2
15:11
0
FIELD NAME
DESCRIPTION
ADCST[5:0]
ADCST[10:6]
ADCST[11]
Status of ADC data received for ports 0 to 11
•
Once new data is written in an ADC data register, the corresponding ADCST bit is asserted. The new
data is written only after the set of samples to average is collected when the averaging function is
enabled.
•
This register content is not affected by any related interrupt mask. Activity on ADC-configured ports
is recorded by this register regardless of the mask interrupt register setting.
•
Cleared after the interrupt register is read, and after both ADCST[10:0] and ADCST[11] registers are
read, subsequently.
Overcurrent Status Registers (Read)
BIT
7:2
15:11
0
FIELD NAME
DACOIST[5:0]
DACOIST[10:6]
DACOIST[11]
www.maximintegrated.com
DESCRIPTION
Status of DAC drivers overcurrent for ports 0 to 11
•
Once a port driver exceeds approximately 50mA, the host can identify which driver caused the
interrupt by reading DACOIST[10:0] and DACOIST[11].
•
This register content is not affected by any related interrupt mask. Activity on overcurrent
detection is recorded by these registers regardless of the mask interrupt register setting.
•
Cleared after the interrupt register is read, and after both DACOIST[10:0] and DACOIST[11]
registers are read, subsequently.
Maxim Integrated │ 33
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
Internal Temperature Data Register (Read)
BIT
11:0
FIELD NAME
TMPINTDAT[11:0]
DESCRIPTION
Internal temperature measurement data
•
Temperature measurement produced by the internal temperature sensor.
•
The data sample is represented in two’s complement, and one LSB represents 0.125°C.
1st External Temperature Data Register (Read)
BIT
11:0
FIELD NAME
TMPEXT1DAT[11:0]
DESCRIPTION
1st external temperature measurement data
•
Temperature measurement produced by the first external temperature sensor.
•
The data sample is represented in two’s complement, and one LSB represents 0.125°C.
2nd External Temperature Data Register (Read)
BIT
11:0
FIELD NAME
TMPEXT2DAT[11:0]
DESCRIPTION
2nd external temperature measurement data
•
Temperature measurement produced by the second external temperature sensor.
•
The data sample is represented in two’s complement, and one LSB represents 0.125°C.
GPI Status Registers (Read)
BIT
7:2
15:11
0
FIELD NAME
DESCRIPTION
GPIST[5:0]
GPIST[10:6]
GPIST[11]
Status of GPI event detection for ports 0 to 11
•
Asserted when an event is detected on a GPI-configured port. The type of event to detect is
set by the corresponding GPI IRQ register.
•
Once a GPIDT interrupt is generated, the host can identify which GPI port(s) caused the
interrupt by reading GPIST[10:0] and GPIST[11] registers.
•
GPIST content is not affected by any related interrupt mask. Activity on GPI-configured ports
is recorded by GPIST regardless of the mask interrupt register setting.
•
Cleared after the interrupt register is read, and after both GPIST[10:0] and GPIST[11]
registers are read, subsequently.
www.maximintegrated.com
Maxim Integrated │ 34
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
Interrupt Mask Register (Read/Write)
BIT
0
FIELD NAME
ADCFLAGMSK
1
ADCDRMSK
2
ADCDMMSK
3
GPIDRMSK
4
5
8:6
11:9
14:12
15
DESCRIPTION
ADC flag interrupt mask
•
Masks ADCFLAG interrupt bit when asserted.
•
In ADC continuous-sweep mode, INT is asserted for 100nS at the end of each sweep
whether ADCFLAG interrupt is cleared or not.
•
1: Prevents the assertion of ADCFLAG interrupt bit from pulling INT low.
•
0: Allows the assertion of ADCFLAG interrupt bit to pull INT low.
ADC data ready interrupt mask
•
Masks ADCDR interrupt bit when asserted.
•
1: Prevents the assertion of ADCDR interrupt bit from pulling INT low.
•
0: Allows the assertion of ADCDR interrupt bit to pull INT low.
ADC data missed interrupt mask
•
Masks ADCDM interrupt bit when asserted.
•
1: Prevents the assertion of ADCDM interrupt bit from pulling INT low.
•
0: Allows the assertion of ADCDM interrupt bit to pull INT low.
GPI event ready interrupt mask
•
Masks GPIDR interrupt bit when asserted.
•
Supersedes the settings in the GPI IRQ Mode registers.
•
1: Prevents the assertion of GPIDR interrupt bit from pulling INT low.
•
0: Allows the assertion of GPIDR interrupt bit to pull INT low.
GPIDMMSK
GPI event missed interrupt mask
•
Masks GPIDM interrupt bit when asserted.
•
Can be deasserted only if GPIDRMSK is deasserted.
•
1: Prevents the assertion of GPIDM interrupt bit from pulling INT low.
•
0: Allows the assertion of GPIDM interrupt bit to pull INT low.
DACOIMSK
DAC driver overcurrent interrupt mask
•
Masks DACOI interrupt bit when asserted.
•
1: Prevents the assertion of DACOI interrupt bit from pulling INT low.
•
0: Allows the assertion of DACOI interrupt bit to pull INT low.
TMPINTMSK[2:0]
Internal temperature interrupt mask
•
Masks TMPINT[2:0] interrupt bits when asserted on a bit-by-bit basis.
•
1: Prevents the assertion of TMPINT[i] interrupt bit from pulling INT low (0≤i≤2).
•
0: Allows the assertion of TMPINT[i] interrupt bit to pull INT low (0≤i≤2).
TMPEXT1MSK[2:0]
1st external temperature interrupt mask
•
Masks TMPEXT1[2:0] interrupt bits when asserted on a bit-by-bit basis.
•
1: Prevents the assertion of TMPEXT1[i] interrupt bit from pulling INT low (0≤i≤2).
•
0: Allows the assertion of TMPEXT1[i] interrupt bit to pull INT low (0≤i≤2).
TMPEXT2MSK[2:0]
2nd external temperature interrupt mask
•
Masks TMPEXT2[2:0] interrupt bits when asserted on a bit-by-bit basis.
•
1: Prevents the assertion of TMPEXT2[i] interrupt bit from pulling INT low (0≤i≤2).
•
0: Allows the assertion of TMPEXT2[i] interrupt bit to pull INT low (0≤i≤2).
VMONMSK
www.maximintegrated.com
High-voltage supply monitor mask
•
Masks VMON interrupt bit when asserted.
•
1: Prevents the assertion of VMON interrupt bit from pulling INT low.
•
0: Allows the assertion of VMON interrupt bit to pull INT low.
Maxim Integrated │ 35
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
GPI IRQ Mode Registers (Read/Write)
BIT
FIELD NAME
DESCRIPTION
5:4
7:6
9:8
11:10
13:12
15:14
7:6
9:8
11:10
13:12
15:14
1:0
GPIMD_0[1:0]
GPIMD_1[1:0]
GPIMD_2[1:0]
GPIMD_3[1:0]
GPIMD_4[1:0]
GPIMD_5[1:0]
GPIMD_6[1:0]
GPIMD_7[1:0]
GPIMD_8[1:0]
GPIMD_9[1:0]
GPIMD_10[1:0]
GPIMD_11[1:0]
GPI interrupt request mode for ports 0 to 11
•
Each input port is controlled by GPIMD, a 2-bit code.
•
For a given port i (0≤i≤11):
•
GPIMD_i[1:0] = 00: GPIST[i] is never asserted
•
GPIMD_i[1:0] = 01: GPIST[i] is asserted upon detection of a positive edge
•
GPIMD_i[1:0] = 10: GPIST[i] is asserted upon detection of a negative edge
•
GPIMD_i[1:0] = 11: GPIST[i] is asserted upon detection of a positive or a negative edge
Device Control Register (Read/Write)
BIT
FIELD NAME
1:0
ADCCTL[1:0]
3:2
5:4
DACCTL[1:0]
ADCCONV[1:0]
www.maximintegrated.com
DESCRIPTION
ADC conversion mode selection
•
00: Idle mode – The ADC does not perform any conversion.
•
01: Single sweep – The ADC performs one conversion for each of the ADC-configured
ports sequentially. The assertion of CNVT triggers the single sweep. The sweep starts with
the ADC-configured port of lowest index and stops with the ADC-configured port of highest
index.
•
10: Single conversion – The ADC performs one conversion for the current port. It starts with
the lowest index port that is ADC-configured, and it progresses to higher index ports as
CNVT is asserted.
•
11: Continuous sweep – This mode is not controlled by CNVT. The ADC continuously
sweeps the ADC-configured ports.
DAC mode selection
•
00: Sequential update mode for DAC-configured ports.
•
01: Immediate update mode for DAC-configured ports. The DAC-configured port that
received new data is the next port to be updated. After updating that port, the DACconfigured port update sequence continues from that port onward. A minimum of 80µs must
be observed before requesting another immediate update.
•
10: All DAC-configured ports use the same data stored in DACPRSTDAT1[11:0].
•
11: All DAC-configured ports use the same data stored in DACPRSTDAT2[11:0].
ADC conversion rate selection
•
00: ADC conversion rate of 200ksps (default)
•
01: ADC conversion rate of 250ksps
•
10: ADC conversion rate of 333ksps
•
11: ADC conversion rate of 400ksps
Maxim Integrated │ 36
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
Device Control Register (Read/Write) (continued)
BIT
FIELD NAME
6
DACREF
DAC voltage reference selection
•
0: External reference voltage
•
1: Internal reference voltage
THSHDN
Thermal shutdown enable
•
0: Thermal shutdown function disabled.
•
1: Thermal shutdown function enabled. If the internal temperature monitor is enabled, and
if the internal temperature is measured to be larger than 145°C, the device is reset, thus
bringing all channels to high-impedance mode and setting all registers to their default value.
7
10:8
TMPCTL[2:0]
11
TMPPER
12
RS_CANCEL
DESCRIPTION
Temperature monitor selection
•
TMPCTL[0]: Internal temperature monitor (0: disabled; 1: enabled)
•
TMPCTL[1]: 1st external temperature monitor (0: disabled; 1: enabled)
•
TMPCTL[2]: 2nd external temperature monitor (0: disabled; 1: enabled)
Temperature conversion time control
•
0: Default conversion time setting. Selected for junction capacitance filter < 100pF.
•
1: Extended conversion time setting. Selected for junction capacitance filter from 100pF to
390pF
Temperature sensor series resistor cancellation mode
•
0: Temperature sensor series resistance cancellation disabled.
•
1: Temperature sensor series resistance cancellation enabled.
LPEN
Power mode selection
•
0: Default power mode for normal operations
•
1: Lower power mode. The analog ports are in high-impedance mode. The device can be
brought out of the lower power mode by deasserting this bit. The device would then undergo
the regular power-on sequence.
14
BRST
Serial interface burst-mode selection
•
0: Default address incrementing mode. The address is automatically incremented by “1” in
burst mode.
•
1: Contextual address incrementing mode. In burst mode, the address automatically points
to the next ADC- or DAC-configured port data register. Specifically, when reading ADC data
(writing DAC data), the serial interface reads (writes to) only the data registers of those
ports that are ADC-configured (DAC-configured). This mode applies to ADC data read and
DAC data write, not DAC data read.
15
RESET
13
Soft reset control
•
Self-clearing soft reset register, equivalent to power-on reset.
GPI Data Registers (Read)
BIT
FIELD NAME
7:2
15:11
0
GPIDAT[5:0]
GPIDAT[10:6]
GPIDAT[11]
www.maximintegrated.com
DESCRIPTION
Data received on GPI ports 0 to 11
•
The data received on GPI-configured ports can be read by the host.
•
For a given port i (0≤i≤11)
•
GPIDAT[i] = 0: A logic zero level is received at GPI port i
•
GPIDAT[i] = 1: A logic one level is received at GPI port i
Maxim Integrated │ 37
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
GPO Data Registers (Read/Write)
BIT
7:2
15:11
0
FIELD NAME
GPODAT[5:0]
GPODAT[10:6]
GPODAT[11]
DESCRIPTION
Data transmitted through GPO ports 0 to 11
•
Data written by the host to be transmitted through the GPO-configured ports
•
For a given port i (0≤i≤11):
• GPIDAT[i] = 0: A logic zero level is transmitted through GPO port i
• GPIDAT[i] = 1: A logic one level is transmitted through GPO port i
DAC Preset Data Registers (Read/Write)
BIT
11:0
11:0
FIELD NAME
DACPRSTDAT1[11:0]
DACPRSTDAT2[11:0]
DESCRIPTION
DAC preset data register 1 and 2
•
DAC data used by all ports configured in a DAC-related mode (1, 3, 4, 5, 6, and 10)
•
Writing to these registers does not alter the contents of the DAC data registers
Temperature Monitor Configuration Register (Read/Write)
BIT
1:0
3:2
5:4
FIELD NAME
TMPINTMONCFG[1:0]
DESCRIPTION
Number of samples averaged for calculating the internal temperature
•
00: 4 samples
•
01: 8 samples
•
10: 16 samples
•
11: 32 samples
TMPEXT1MONCFG[1:0]
Number of samples averaged for calculating the 1st external temperature
•
00: 4 samples
•
01: 8 samples
•
10: 16 samples
•
11: 32 samples
TMPEXT2MONCFG[1:0]
Number of samples averaged for calculating the 2nd external temperature
•
00: 4 samples
•
01: 8 samples
•
10: 16 samples
•
11: 32 samples
Internal Temperature Monitor High Threshold Register (Read/Write)
BIT
FIELD NAME
11:0
TMPINTHI[11:0]
www.maximintegrated.com
DESCRIPTION
Internal temperature monitor high threshold
•
Maximum temperature value beyond which TMPINT[2] is asserted.
•
This value is represented in two’s complement; one LSB represents 0.125°C.
Maxim Integrated │ 38
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
Internal Temperature Monitor Low Threshold Register (Read/Write)
BIT
11:0
FIELD NAME
TMPINTLO[11:0]
DESCRIPTION
Internal temperature monitor low threshold
•
Minimum temperature value below which TMPINT[1] is asserted.
•
This value is represented in two’s complement; one LSB represents 0.125°C.
1st External Temperature Monitor High Threshold Register (Read/Write)
BIT
11:0
FIELD NAME
TMPEXT1HI[11:0]
DESCRIPTION
1st external temperature monitor high threshold
•
Maximum temperature value beyond which TMPEXT1[2] is asserted.
•
This value is represented in two’s complement; one LSB represents 0.125°C.
1st External Temperature Monitor Low Threshold Register (Read/Write)
BIT
11:0
FIELD NAME
TMPEXT1LO[11:0]
DESCRIPTION
1st external temperature monitor low threshold
•
Minimum temperature value below which TMPEXT1[1] is asserted.
•
This value is represented in two’s complement; one LSB represents 0.125°C.
2nd External Temperature Monitor High Threshold Register (Read/Write)
BIT
11:0
FIELD NAME
TMPEXT2HI[11:0]
DESCRIPTION
2nd external temperature monitor high threshold
•
Maximum temperature value beyond which TMPEXT2[2] is asserted.
•
This value is represented in two’s complement; one LSB represents 0.125°C.
2nd External Temperature Monitor Low Threshold Register (Read/Write)
BIT
11:0
FIELD NAME
TMPEXT2LO[11:0]
www.maximintegrated.com
DESCRIPTION
2nd external temperature monitor low threshold
•
Minimum temperature value below which TMPEXT2[1] is asserted.
•
This value is represented in two’s complement; one LSB represents 0.125°C.
Maxim Integrated │ 39
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
Port Configuration Registers (Read/Write)
BIT
FIELD NAME
11:0
FUNCPRM_0[11:0]
FUNCPRM_1[11:0]
FUNCPRM_2[11:0]
FUNCPRM_3[11:0]
FUNCPRM_4[11:0]
FUNCPRM_5[11:0]
FUNCPRM_6[11:0]
FUNCPRM_7[11:0]
FUNCPRM_8[11:0]
FUNCPRM_9[11:0]
FUNCPRM_10[11:0]
FUNCPRM_11[11:0]
DESCRIPTION
FUNCPRM_i[4:0]: ASSOCIATED PORT
•
Defines the port to use in conjunction with a port configured in mode 4, 8, or 11.
•
The associated port addresses are :
ASSOCIATED PORT NAME
CORRESPONDING ADDRESS
P0
0x02
P1
0x03
P2
0x04
P3
0x05
P4
0x06
P5
0x07
P6
0x0B
P7
0x0C
P8
0x0D
P9
0x0E
P10
0x0F
P11
0x10
FUNCPRM_i[7:5]: # OF SAMPLES (for ADC-related functional modes only)
VOLTAGE RANGE CODES
ADC VOLTAGE RANGE (V)
DAC VOLTAGE RANGE (V)
000
No Range Selected
No Range Selected
001
0 to +10
0 to +10
010
-5 to +5
-5 to +5
011
-10 to 0
-10 to 0
100
0 to +2.5
-5 to +5
101
Reserved
Reserved
110
0 to +2.5
0 to +10
111
Reserved
Reserved
FUNCPRM_i[11]: AVR (for mode 6 only)
• ADC voltage reference selection
•
0: ADC internal voltage reference
•
1: ADC DAC voltage reference determined by DACREF
FUNCPRM_i[11]: INV (for GPI-controlled functional modes only)
• Asserted to invert the data received by the GPI-configured port.
•
0: Data received from GPI-configured port is not inverted
•
1: Data received from GPI-configured port is inverted
www.maximintegrated.com
Maxim Integrated │ 40
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
Port Configuration Registers (Read/Write)(continued)
BIT
FIELD NAME
DESCRIPTION
15:12
FUNCID_0[3:0]
FUNCID_1[3:0]
FUNCID_2[3:0]
FUNCID_3[3:0]
FUNCID_4[3:0]
FUNCID_5[3:0]
FUNCID_6[3:0]
FUNCID_7[3:0]
FUNCID_8[3:0]
FUNCID_9[3:0]
FUNCID_10[3:0]
FUNCID_11[3:0]
Functional mode for port i (0≤i≤11)
•
When switching from one mode to another, it is recommended to first switch to the highimpedance mode. The duration for which the device may need to stay in the transitional highimpedance mode depends on the application and hardware configuration.
www.maximintegrated.com
•
0000: Mode 0 - High impedance
•
The port is configured in high-impedance mode.
•
0001: Mode 1 - Digital input with programmable threshold, GPI (Figure 7)
•
The port is configured as a GPI whose threshold is set through the DAC data register.
The DAC data register for that port needs to be set to the value corresponding to the
intended input threshold voltage. Any input voltage above that programmed threshold is
reported as a logic one. The input voltage must be between 0V and 5V.
•
To avoid false interrupts, the port’s GPIERMSK register bit must be asserted. The DAC
data register can then be set for the desired threshold voltage. It may take up to 1ms
for the threshold voltage to be effective. The port’s GPIMD register bit is set next. At that
point, GPIERMSK can be deasserted for the port to start detecting events. The data
resulting from the comparison between the threshold voltage and the voltage at the port
can be read from the corresponding GPIDAT register bit.
•
0010: Mode 2 - Bidirectional level translator terminal (Figure 10)
•
Any pair of adjacent ports can form a bidirectional level translator path. Only the lower
index port of the pair needs to be configured to enable this mode. The other port (index
+ 1) must be set in high-impedance mode.
•
Ports 5 and 11 cannot be set in mode 2.
•
The activity on this port is observable through its GPI path. The GPI-related registers are
configured as described for mode 1.
Maxim Integrated │ 41
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
Port Configuration Registers (Read/Write)(continued)
BIT
FIELD NAME
DESCRIPTION
•
•
•
•
•
•
www.maximintegrated.com
0011: Mode 3 - Register-driven digital output with DAC-controlled level, GPO (Figure 8)
•
The port is configured as a GPO driven by the corresponding GPODAT register
bit. The logic one level is set by the DAC data register of that port.
•
The port’s DAC data register needs to be set first. It may require up to 1ms for the
port to be ready to produce the desired logic one level. At that point, the port can
be set in mode 3. The logic level at the port is then controlled by the corresponding
GPODAT register bit.
0100: Mode 4 - Unidirectional path output with DAC-controlled level, GPO (Figure 9)
•
The port is configured as a GPO forming the output of a unidirectional level
translator path. The input port of that path is specified by the functional parameter,
ASSOCIATED PORT, and that port must be separately configured in GPI mode.
The port’s DAC data register defines the logic one level. The data received by the
GPI-configured port is transmitted by this port configured in mode 4.
•
The data from the associated GPI-configured port can be inverted by asserting the
functional parameter INV.
•
Multiple ports configured in mode 4 can refer to the same GPI-configured port
through the functional parameter, ASSOCIATED PORT. Therefore, one GPIconfigured port can transmit its data to multiple ports configured in mode 4.
•
To avoid false interrupts and unexpected activity at the port configured in mode 4,
the GPI port must be configured before this port is configured in mode 4.
•
Functional parameters to be set: INV, ASSOCIATED PORT
0101: Mode 5 - Analog output for DAC (Figure 5)
The port’s DAC data register must be set for the desired voltage at the port. It may
take up to 1ms for the port to reflect the data written in the DAC data register.
•
Functional parameters to be set: RANGE (codes 001, 010, and 011 apply to this
mode).
0110: Mode 6 - Analog output for DAC with ADC monitoring (Figure 6)
•
In addition to the functionality of mode 5, the port is sampled by the ADC. The
result of the ADC conversion is stored in the port’s ADC data register. The host can
access that register to monitor the voltage at the port.
•
When the ADC input voltage range is set from 0V to 2.5V, (RANGE = 100 or 110),
the DAC data register value must be limited to the range of values corresponding
to 0V to 2.5V at the port. Internally, the DAC data register value is clipped, so that
the PIXI port voltage is contained within a range from 0V to 5V to prevent device
damage.
•
Functional parameters to be set: AVR, RANGE
0111: Mode 7 - Positive analog input to single-ended ADC (Figure 2)
•
The port is configured as a single-ended ADC input.
•
Functional parameters to be set: RANGE, # OF SAMPLES
1000: Mode 8 - Positive analog input to differential ADC (Figure 3)
•
The port is configured as a differential ADC positive input.
•
Functional parameters to be set: RANGE, # OF SAMPLES, ASSOCIATED PORT
Maxim Integrated │ 42
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
Port Configuration Registers (Read/Write)(continued)
BIT
FIELD NAME
www.maximintegrated.com
DESCRIPTION
•
1001: Mode 9 - Negative analog input to differential ADC
•
The port is configured as a differential ADC negative input.
•
The number of samples to average is defined by the associated positive port. The
functional parameter RANGE must be identical to that used by the corresponding
positive port.
•
A port configured in mode 9 can be associated to more than one port configured in
mode 8.
•
Functional parameter to be set: RANGE
•
1010: Mode 10 - Analog output for DAC and negative analog input to differential ADC
(Figure 4)
•
While this port drives the voltage corresponding to its DAC data register, it also
operates as the negative input for the ADC.
•
The number of samples to average is defined by the associated positive port. The
functional parameter RANGE must be identical to that used by the corresponding
positive port.
•
A port configured in mode 10 can be associated to more than one port configured
in mode 8.
•
When the ADC input voltage range is set from 0V to 2.5V (RANGE = 100 or 110),
the DAC data register value must be limited to the range of values corresponding
to 0V to 2.5V at the port. Internally, the DAC data register value is clipped, so that
the PIXI port voltage is contained within a range from 0V to 5V to prevent device
damage.
•
Functional parameter to be set: RANGE
•
1011: Mode 11 - Terminal to GPI-controlled analog switch (Figure 11)
•
In this mode, two adjacent ports can be connected together through an analog
switch controlled by a GPI-configured port (designated by the functional parameter
ASSOCIATED PORT). This function involves three ports. The switch controlling
port needs to be separately configured in GPI mode. Only the port with the lower
index needs to be configured in mode 11. The port with the higher index can be
configured in any other mode, except mode 2. If the port of higher index operates
in an ADC-related mode (mode 6, 7, 8, or 9), the signals applied to the port in
mode 11 must comply with the input voltage range for which the port of higher
index is configured.
•
Ports 5 and 11 cannot be configured in mode 11, as there is no switch between
ports 5 and 6 and between ports 11 and 0.
•
Functional parameters to be set: INV, ASSOCIATED PORT
•
1100: Mode 12 - Terminal to register-controlled analog switch
•
This mode is identical to Mode 11, except that the switch remains closed as long as this
port is configured in mode 12.
Maxim Integrated │ 43
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
Table 4. Port Functional Modes
FUNCID[3:0]
MODE
DESCRIPTION
FUNCPRM[11:0]
15
14
13
12
0
High impedance
0
0
0
0
11
10
9
8
7
6
5
1
Digital input with
programmable
threshold, GPI
0
0
0
1
2
Bidirectional level
translator terminal
0
0
1
0
3
Register-driven digital
output with DACcontrolled level, GPO
0
0
1
1
4
Unidirectional path
output with DACcontrolled level, GPO
0
1
0
0
5
Analog output for DAC
0
1
0
1
6
Analog output for DAC
with ADC monitoring
0
1
1
0
AVR
RANGE
7
Positive analog input to
single-ended ADC
0
1
1
1
0
RANGE
# OF SAMPLES
8
Positive analog input to
differential ADC
1
0
0
0
0
RANGE
# OF SAMPLES
9
Negative analog input
to differential ADC
1
0
0
1
0
RANGE
10
Analog output for DAC
and negative analog
input to differential ADC
(pseudo-differential
mode)
1
0
1
0
0
RANGE
11
Terminal to GPIcontrolled analog
switch
1
0
1
1
INV
12
Terminal to registercontrolled analog
switch
1
1
0
0
INV
4
3
2
1
0
ASSOCIATED PORT*
RANGE
ASSOCIATED PORT*
ASSOCIATED PORT*
*Port must be configured separately to a compatible mode.
www.maximintegrated.com
Maxim Integrated │ 44
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
ADC Data Registers (Read)
BIT
FIELD NAME
DESCRIPTION
11:0
ADCDAT_0[11:0]
ADCDAT_1[11:0]
ADCDAT_2[11:0]
ADCDAT_3[11:0]
ADCDAT_4[11:0]
ADCDAT_5[11:0]
ADCDAT_6[11:0]
ADCDAT_7[11:0]
ADCDAT_8[11:0]
ADCDAT_9[11:0]
ADCDAT_10[11:0]
ADCDAT_11[11:0]
ADC data for port i (0≤i≤11)
•
12-bit data produced by the ADC when converting the analog input signal on port i.
•
The conversion result is represented in straight binary for ports configured in singleended mode (modes 6, 7), and in two’s complement for ports configured as an ADC
positive input (mode 8) in differential or pseudo-differential mode (mode 9). The ADC
data register of the port configured as an ADC negative input in differential (mode 9)
or pseudo-differential mode (mode 10) contains 0x0000.
DAC Data Registers (Read/Write)
BIT
FIELD NAME
11:0
DACDAT_0[11:0]
DACDAT_1[11:0]
DACDAT_2[11:0]
DACDAT_3[11:0]
DACDAT_4[11:0]
DACDAT_5[11:0]
DACDAT_6[11:0]
DACDAT_7[11:0]
DACDAT_8[11:0]
DACDAT_9[11:0]
DACDAT_10[11:0]
DACDAT_11[11:0]
www.maximintegrated.com
DESCRIPTION
DAC data for port i (0≤i≤11)
•
12-bit DAC data for port i.
•
The data is represented in straight binary.
Maxim Integrated │ 45
www.maximintegrated.com
N
N
Configure FUNCID[i],
FUNCPRM[i] for
selected port
Select first port in
mode 3,4,5,6, or 10
Configure GPODAT[i]
for ports in mode 3
Wait 200μs times the
number of ports in
mode 1
Configure FUNCID[i],
FUNCPRM[i] for ports
in mode 1
Configure GPIMD[i] for
ports in mode 1
Y
Are all ports in
mode 3,4,5,6, or 10
configured?
Wait 1ms
Y
N
Enter DACPRSTDAT1
or DACPRSTDAT2
Is DACCTL = 2 or 3?
Wait 200μs
Configure DACREF,
DACCTL
Y
Is mode 1,3,4,5,6,or 10 used?
Enter DACDAT[i] for
ports in mode
1,3,4,5,6, or 10*
Select next port in
mode 3,4,5,6, or 10
Start of configuration
Configure BRST,
THSHDN,ADCCONV
Select next port in
mode 7 or 8
Select next port in
mode 9
N
N
Configure ADCCTL
Y
Are all ports in mode
7 or 8 configured?
Wait 100μs
Configure FUNCID[i],
FUNCPRM[i] for
selected port
Select first port in
mode 7 or 8
Y
Are all ports in mode
9 configured?
Wait 100μs
Configure FUNCID[i],
FUNCPRM[i] for
selected port
Select first port in
mode 9
Y
Is mode 7,8, or 9 used?
N
N
End of
configuration
Configure Interrupt
Masks (...MSK)
Configure TMPCTL
Configure TMP...HI
and TMP...LO
Configure TMPPER,
RSCANCEL,
TMP...MONCFG
Y
Are Temperature sensors used?
Configure FUNCID[i],
FUNCPRM[i] for ports
in mode 2,11, or 12
Y
Is mode 2,11, or 12 used?
N
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
Applications Information
Configuration Flow Chart
Figure 14. PIXI Port Configuration Flow Chart
Maxim Integrated │ 46
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
Configuration Software (GUI)
To simplify use of the MAX11311, Maxim has created a
GUI for users to easily configure the device for unique
application needs with a simple drag and drop. The software
generates register addresses and corresponding register
values. Figure 15 shows an example of this software with
a few functional connections.
Figure 15. Example of GUI to Develop Configuration File
www.maximintegrated.com
Maxim Integrated │ 47
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
Configuration Software Output File
Supply
Voltage
AVSSIO
-2.5
AVDDIO
12.5
DVDD
3.3
AVDD
5
DAC_REF
2.5
ADC_EXT_REF
2.5
Name
Address
Value
gpo_data_P10P6_P5P0
0x0D
0x0000
GPO data for PIXI ports P10 to P6 and P5 to P0
gpo_data_P11
0x0E
0x0000
GPO data for PIXI port P11
device_control
0x10
0x00c0
Device main control register
interrupt_mask
0x11
0xffff
gpi_irqmode_P5_P0
0x12
0x0000
GPI ports P5 to P0 mode register
gpi_irqmode_P10_P6
0x13
0x0000
GPI ports P10 to P6 mode register
gpi_irqmode_P11
0x14
0x0000
GPI port P11 mode register
dac_preset_data_1
0x16
0x0000
DAC preset data #1
dac_preset_data_2
0x17
0x0000
DAC preset data #2
tmp_mon_cfg
0x18
0x0000
Temperature monitor configuration
tmp_mon_int_hi_thresh
0x19
0x07ff
Internal temperature monitor high threshold
tmp_mon_int_lo_thresh
0x1A
0x0800
Internal temperature monitor low threshold
tmp_mon_ext1_hi_thresh
0x1B
0x07ff
1st external temperature monitor high threshold
tmp_mon_ext1_lo_thresh
0x1C
0x0800
1st external temperature monitor low threshold
tmp_mon_ext2_hi_thresh
0x1D
0x07ff
2nd external temperature monitor high threshold
tmp_mon_ext2_lo_thresh
0x1E
0x0800
2nd external temperature monitor low threshold
reserved_20
0x20
0x0000
Configuration register for (reserved) N.C.
reserved_21
0x21
0x0000
Configuration register for (reserved) N.C.
port_cfg_p0
0x22
0x7100
Configuration register for PIXI port P0 Single Ended ADC
port_cfg_p1
0x23
0x5100
Configuration register for PIXI port P1 DAC
port_cfg_p2
0x24
0x9100
Configuration register for PIXI port P2 Differential ADC (+)
port_cfg_p3
0x25
0x9100
Configuration register for PIXI port P3 Differential ADC (-)
port_cfg_p4
0x26
0x6100
Configuration register for PIXI port P4 DAC with ADC Monitoring
port_cfg_p5
0x27
0x1000
Configuration register for PIXI port P5 GPI
reserved_28
0x28
0x0000
Configuration register for (reserved) N.C.
reserved_29
0x29
0x0000
Configuration register for (reserved) N.C.
reserved_2A
0x2A
0x0000
Configuration register for (reserved) N.C.
port_cfg_p6
0x2B
0x3000
Configuration register for PIXI port P6 GPO
port_cfg_p7
0x2C
0x0000
Configuration register for PIXI port P7 Software Controlled Analog Switch
www.maximintegrated.com
Description
Interrupt mask register
Maxim Integrated │ 48
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
Configuration Software Output File (continued)
Name
Address
Value
port_cfg_p8
0x2D
0x0000
Configuration register for PIXI port P8 Software Controlled Analog Switch
port_cfg_p9
0x2E
0x1000
Configuration register for PIXI port P9 Level Translator
port_cfg_p10
0x2F
0x4009
Configuration register for PIXI port P10 Level Translator
port_cfg_p11
0x30
0x5100
Configuration register for PIXI port P11 DAC
reserved_31
0x31
0x0000
Configuration register for (reserved) N.C.
reserved_32
0x32
0x0000
Configuration register for (reserved) N.C.
reserved_33
0x33
0x0000
Configuration register for (reserved) N.C.
reserved_60
0x60
0x0000
DAC data register for (reserved) N.C.
reserved_61
0x61
0x0000
DAC data register for (reserved) N.C.
dac_data_port_p0
0x62
0x0000
DAC data register for PIXI port P0 Single Ended ADC
dac_data_port_p1
0x63
0x0000
DAC data register for PIXI port P1 DAC
dac_data_port_p2
0x64
0x0000
DAC data register for PIXI port P2 Differential ADC (+)
dac_data_port_p3
0x65
0x0000
DAC data register for PIXI port P3 Differential ADC (-)
dac_data_port_p4
0x66
0x0000
DAC data register for PIXI port P4 DAC with ADC Monitoring
dac_data_port_p5
0x67
0x0666
DAC data register for PIXI port P5 GPI
reserved_68
0x68
0x0000
DAC data register for (reserved) N.C.
reserved_69
0x69
0x0000
DAC data register for (reserved) N.C.
reserved_6A
0x6A
0x0000
DAC data register for (reserved) N.C.
dac_data_port_p6
0x6B
0x0666
DAC data register for PIXI port P6 GPO
dac_data_port_p7
0x6C
0x0000
DAC data register for PIXI port P7 Software Controlled Analog Switch
dac_data_port_p8
0x6D
0x0000
DAC data register for PIXI port P8 Software Controlled Analog Switch
dac_data_port_p9
0x6E
0x0666
DAC data register for PIXI port P9 Level Translator
dac_data_port_p10
0x6F
0x0666
DAC data register for PIXI port P10 Level Translator
dac_data_port_p11
0x70
0x0000
DAC data register for PIXI port P11 DAC
reserved_71
0x71
0x0000
DAC data register for (reserved) N.C.
reserved_72
0x72
0x0000
DAC data register for (reserved) N.C.
reserved_73
0x73
0x0000
DAC data register for (reserved) N.C.
Layout, Grounding, Bypassing
Description
For best performance, use PCBs with a solid ground
plane. Ensure that digital and analog signal lines are
separated from each other. Do not run analog and digital
(especially clock) lines parallel to one another or digital
lines underneath the MAX11311 package. Noise in AVDD,
AGND, AVDDIO, AVSSIO, ADC_REF_INT, and DAC_
REF affects the device performance. Bypass AVDD,
DVDD, AVDDIO, and AVSSIO to ground with 0.1µF and
www.maximintegrated.com
10µF bypass capacitors. Bypass ADC_INT_REF and
DAC_REF to ground with capacitors whose values are
shown in the REF Electrical Specifications table. Place
the bypass capacitors as close as possible to the respective
pins and minimize capacitor lead and trace lengths for
best supply-noise rejection. For optimum heat dissipation,
connect the exposed pad (EP) to a large copper area,
such as a ground plane.
Maxim Integrated │ 49
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
Package Information
Ordering Information
PART
TEMP RANGE
PIN-PACKAGE
MAX11311GTJ+
-40°C to +105°C
32 TQFN-EP*
MAX11311GTJ+T
-40°C to +105°C
32 TQFN-EP*
+Denotes a lead(Pb)-free/RoHS-compliant package.
*EP = Exposed pad.
Chip Information
For the latest package outline information and land patterns
(footprints), go to www.maximintegrated.com/packages. Note
that a “+”, “#”, or “-” in the package code indicates RoHS status
only. Package drawings may show a different suffix character, but
the drawing pertains to the package regardless of RoHS status.
PACKAGE
TYPE
PACKAGE
CODE
OUTLINE
NO.
LAND
PATTERN NO.
32 TQFN-EP
T3255+9
21-0140
90-100015
PROCESS: BiCMOS
www.maximintegrated.com
Maxim Integrated │ 50
MAX11311
PIXI, 12-Port Programmable Mixed-Signal I/O with
12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO
Revision History
REVISION
NUMBER
REVISION
DATE
0
12/15
DESCRIPTION
Initial release
PAGES
CHANGED
—
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated’s website at www.maximintegrated.com.
Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses
are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits)
shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.
Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.
© 2015 Maxim Integrated Products, Inc. │ 51