12-Bit Monitor and Control System with Multichannel ADC, DACs, Temperature Sensor, and Current Sense AD7294 Data Sheet FEATURES APPLICATIONS 12-bit SAR ADC with 3 μs conversion time 4 uncommitted analog inputs Differential/single-ended VREF, 2 × VREF input ranges 2 high-side current sense inputs 5 V to 59.4 V operating range 0.5% max gain error ±200 mV input range 2 external diode temperature sensor inputs −55°C to +150°C measurement range ±2°C accuracy Series resistance cancellation 1 internal temperature sensor ±2°C accuracy Built-in monitoring features Minimum/maximum recorder for each channel Programmable alert thresholds Programmable hysteresis Four 12-bit monotonic 15 V DACs 5 V span, 0 V to 10 V offset 8 μs settling time 10 mA sink and source capability Power-on resets (POR) to 0 V Internal 2.5 V reference 2-wire fast mode I2C interface Temperature range: −40°C to +105°C Package type: 64-lead TQFP or 56-lead LFCSP Cellular base stations GSM, EDGE, UMTS, CDMA, TD-SCDMA, W-CDMA, WiMAX Point-to-multipoint and other RF transmission systems 12 V, 24 V, 48 V automotive applications Industrial controls Rev. I GENERAL DESCRIPTION The AD7294 contains all the functions required for generalpurpose monitoring and control of current, voltage, and temperature integrated into a single-chip solution. The device includes low voltage (±200 mV) analog input sense amplifiers for current monitoring across shunt resistors, temperature sense inputs, and four uncommitted analog input channels multiplexed into a SAR analog-to-digital converter (ADC) with a 3 μs conversion time. A high accuracy internal reference is provided to drive both the digital-to-analog converter (DAC) and ADC. Four 12-bit DACs provide the outputs for voltage control. The AD7294 also includes limit registers for alarm functions. The device is designed on Analog Devices, Inc., high voltage DMOS process for high voltage compliance, 59.4 V on the current sense inputs, and up to a 15 V DAC output voltage. The AD7294 is a highly integrated solution that offers all the functionality necessary for precise control of the power amplifier in cellular base station applications. In these types of applications, the DACs provide 12-bit resolution to control the bias currents of the power transistors. Thermal diode-based temperature sensors are incorporated to compensate for temperature effects. The ADC monitors the high-side current and temperature. All this functionality is provided in a 64-lead TQFP or a 56-lead LFCSP operating over a temperature range of −40°C to +105°C. Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2008–2016 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com AD7294* PRODUCT PAGE QUICK LINKS Last Content Update: 11/29/2017 COMPARABLE PARTS DESIGN RESOURCES View a parametric search of comparable parts. • AD7294 Material Declaration • PCN-PDN Information EVALUATION KITS • Quality And Reliability • AD7294 Evaluation Board • Symbols and Footprints DOCUMENTATION DISCUSSIONS Data Sheet View all AD7294 EngineerZone Discussions. • AD7294: 12-Bit Monitor and Control System with Multichannel ADC, DACs, Temperature Sensor, and Current Sense Data Sheet SAMPLE AND BUY User Guides • UG-1004: Evaluating the AD7294 12-Bit Monitor and Control System with Multichannel ADC, DACs, Temperature Sensor, and Current Sense REFERENCE MATERIALS Technical Articles • MS-2210: Designing Power Supplies for High Speed ADC Visit the product page to see pricing options. TECHNICAL SUPPORT Submit a technical question or find your regional support number. DOCUMENT FEEDBACK Submit feedback for this data sheet. This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified. AD7294 Data Sheet TABLE OF CONTENTS Features .............................................................................................. 1 TSENSE1, TSENSE2 Result Registers (0x02 and 0x03) ........ 29 Applications ....................................................................................... 1 TSENSEINT Result Register (0x04) ........................................ 29 General Description ......................................................................... 1 DACA, DACB, DACC, DACD, Registers (0x01 to 0x04)............... 30 Revision History ............................................................................... 3 Functional Block Diagram .............................................................. 4 Alert Status Register A (0x05), Register B (0x06), and Register C (0x07) ........................................................................ 30 Specifications..................................................................................... 5 Channel Sequence Register (0x08) .......................................... 30 DAC Specifications....................................................................... 5 Configuration Register (0x09) .................................................. 31 ADC Specifications ...................................................................... 6 Power-Down Register (0x0A)................................................... 32 General Specifications ................................................................. 8 DATAHIGH/DATALOW Registers: 0x0B, 0x0C (VIN0); 0x0E, 0x0F (VIN1); 0x11, 0x12 (VIN2); 0x14, 0x15 (VIN3) .............................. 32 Timing Characteristics ................................................................ 9 Hysteresis Registers: 0x0D (VIN0), 0x10 (VIN1), 0x13 (VIN2), 0x16 (VIN3) ................................................................. 32 Absolute Maximum Ratings.......................................................... 10 Thermal Resistance .................................................................... 10 ESD Caution ................................................................................ 10 Pin Configurations and Function Descriptions ......................... 11 Typical Performance Characteristics ........................................... 14 Terminology .................................................................................... 19 DAC Terminology ...................................................................... 19 ADC Terminology ...................................................................... 19 Theory of Operation ...................................................................... 20 ADC Overview ........................................................................... 20 ADC Transfer Functions ........................................................... 20 Analog Inputs .............................................................................. 20 Current Sensor ............................................................................ 22 Analog Comparator Loop ......................................................... 23 Temperature Sensor ................................................................... 24 DAC Operation ........................................................................... 25 ADC and DAC Reference.......................................................... 25 VDRIVE Feature .............................................................................. 26 Register Setting ............................................................................... 27 Address Pointer Register ........................................................... 27 Command Register (0x00) ........................................................ 28 Result Register (0x01) ................................................................ 28 TSENSE Offset Registers (0x26 and 0x27)................................... 33 I C Interface .................................................................................... 34 2 General I2C Timing .................................................................... 34 Serial Bus Address Byte ............................................................. 35 Interface Protocol ....................................................................... 35 Modes of Operation ....................................................................... 39 Command Mode ........................................................................ 39 Autocycle Mode .......................................................................... 40 Alerts and Limits Theory .............................................................. 41 Alert_Flag Bit .............................................................................. 41 Alert Status Registers ................................................................. 41 DataHIGH and DataLOW Monitoring Features ............................ 41 Hysteresis ..................................................................................... 42 Applications Information .............................................................. 43 Base Station Power Amplifier Monitor and Control ............. 43 Gain Control of Power Amplifier............................................. 44 Layout and Configuration ............................................................. 45 Power Supply Bypassing and Grounding ................................ 45 Outline Dimensions ....................................................................... 46 Ordering Guide .......................................................................... 46 Rev. I | Page 2 of 47 Data Sheet AD7294 REVISION HISTORY 2/16—Rev. H to Rev. I Changed CP-56-1 to CP-56-11 .................................... Throughout Changes to Figure 4.........................................................................11 Updated Outline Dimensions ........................................................46 Changes to Ordering Guide ...........................................................46 1/12—Rev. G to Rev. H Changes to Table 2 ............................................................................ 6 11/11—Rev. F to Rev. G Change to DAC Output Characteristics Parameter of Table 1 ................................................................................................. 5 Deleted DAC HIGH-Z Pin Leakage from Table 3 ........................ 8 Change to Figure 4 ..........................................................................11 Changes to Table 7 ..........................................................................12 Deleted Figure 47; Renumbered Sequentially .............................25 Deleted High Impedance Input Pin Section ................................26 11/10—Rev. E to Rev. F Change to Table 2, Dynamic Performance, Spurious-Free Dynamic Range (SFDR) ................................................................... 6 10/10—Rev. D to Rev. E Change to Reflow Temperature, Table 5 ......................................10 5/10—Rev. C to Rev. D Added 56-Lead LFCSP ...................................................... Universal Change to Features Section and General Description Section ... 1 Changes to Table 2 ............................................................................ 6 Changes to Table 6 .......................................................................... 10 Added Figure 4 ................................................................................ 11 Changes to Table 7 .......................................................................... 12 Changes to Command Register Section ...................................... 28 Changes to Autocycle Mode Section ............................................ 40 Updated Outline Dimensions........................................................ 47 Changes to Ordering Guide ........................................................... 48 7/09—Rev. B to Rev. C Changes to Table 4 Endnotes ........................................................... 8 4/09—Rev. A to Rev. B Changes to Table 2 ............................................................................ 6 Changes to Table 3 ............................................................................ 7 Changes to Table 23 ........................................................................ 29 3/09—Rev. 0 to Rev. A Changes to Configuration Register (0x09) Section .................... 29 Changes to Table 23 and Table 24 ................................................. 29 Changes to Table 27 ........................................................................ 30 Changes to Autocycle Mode Section ............................................ 38 Change to Alert Status Registers Section ..................................... 39 Changes to DATAHIGH and DATALOW Monitoring Features Section .............................................................................................. 39 1/08—Revision 0: Initial Version Rev. I | Page 3 of 47 AD7294 Data Sheet FUNCTIONAL BLOCK DIAGRAM RSENSE VPP(1 TO 2) RS1(+) RS1(–) RS2(+) HIGH SIDE CURRENT SENSE ISENSE 2 OVERRANGE AVDD AGND DAC OUT (1 TO 6) (1 TO 7) V+ AB/CD 2.5V REF HIGH SIDE CURRENT SENSE 12-BIT DAC 100kΩ 200kΩ VOUTA VREF 10.41 ISENSE 1 OVERRANGE VIN0 VIN1 VIN2 VIN3 D1+ D2+ 100kΩ MUX 12-BIT ADC 12-BIT DAC 200kΩ 100kΩ OFFSET IN A 200kΩ VOUTB LIMIT REGISTERS 100kΩ 12-BIT DAC T2 200kΩ 100kΩ TEMP SENSOR D2– D1– VOUTC 100kΩ CONTROL LOGIC AD7294 OFFSET IN B 200kΩ 12-BIT DAC 200kΩ 100kΩ 200kΩ OFFSET IN C VOUTD I2C INTERFACE PROTOCOL DVDD DGND (1 TO 2) SDA SCL AS2 AS1 AS0 DCAP ALERT/ BUSY Figure 1. Rev. I | Page 4 of 47 100kΩ 200kΩ OFFSET IN D 05747-001 T1 TO LOAD REFOUT/ REFOUT/ REFIN DAC RS2(–) REFIN ADC Data Sheet AD7294 SPECIFICATIONS DAC SPECIFICATIONS AVDD = DVDD = 4.5 V to 5.5 V, AGND = DGND = 0 V, internal 2.5 V reference; VDRIVE = 2.7 V to 5.5 V; TA =−40°C to +105°C, unless otherwise noted. DAC OUTV+ AB and DAC OUTV+ CD = 4.5 V to 16.5 V, OFFSET IN x is floating, therefore, the DAC output span = 0 V to 5 V. Table 1. Parameter ACCURACY Resolution Relative Accuracy (INL) Differential Nonlinearity (DNL) Zero-Scale Error Full-Scale Error of DAC and Output Amplifier Full-Scale Error of DAC Offset Error Min Offset Input Pin Range DC Input Impedance 2 Output Voltage Settling Time2 Slew Rate2 Short-Circuit Current2 Load Current2 Capacitive Load Stability2 DC Output Impedance2 REFERENCE Reference Output Voltage Reference Input Voltage Range Input Current Input Capacitance2 VREF Output Impedance2 Reference Temperature Coefficient 1 2 Max Unit Test Conditions/Comments ±1 ±0.3 2.5 ±3 ±1 8 15.5 1 Bits LSB LSB mV mV Guaranteed monotonic 12 2 ±8.575 ±2 ±5 Offset Error Temperature Coefficient Gain Error Gain Temperature Coefficient DAC OUTPUT CHARACTERISTICS Output Voltage Span Output Voltage Offset Typ ±0.025 ±5 0 0 0 ±0.155 % FSR ppm/°C 2 × VREF 10 V V 5 75 8 kΩ µs 1.1 40 ±10 V/µs mA mA nF Ω 10 1 2.49 0 mV mV mV ppm/°C 2.5 100 20 25 10 2.51 AVDD − 2 125 25 V V µA pF Ω ppm/°C DAC OUTV+ = 5.0 V DAC OUTV+ = 15.0 V Measured in the linear region, TA = −40°C to +105°C Measured in the linear region, TA = 25°C 0 V to 5 V for a 2.5 V reference The output voltage span can be positioned in the 0 V to 15 V range; if the OFFSET IN x is left floating, the offset pin = 2/3 × VREF , giving an output of 0 V to 2 × VREF VOUT = 3 VOFFSET − 2 × VREF + VDAC 100 kΩ to VREF, and 200 kΩ to AGND, see Figure 48 1/4 to 3/4 change within 1/2 LSB, measured from last SCL edge Full-scale current shorted to ground Source and/or sink within 200 mV of supply RL = ∞ ±0.4% maximum at 25°C, AVDD = DVDD = 4.5 V to 5.5 V VREF = 2.5 V This value indicates that the DAC output amplifiers can output voltages 15.5 mV below the DAC OUTV+ supply. If higher DAC OUTV+ supply voltages are used, the full-scale error of the DAC is typically 2 mV with no load. Samples are tested during initial release to ensure compliance; they are not subject to production testing. Rev. I | Page 5 of 47 AD7294 Data Sheet ADC SPECIFICATIONS AVDD = DVDD = 4.5 V to 5.5 V, AGND = DGND = 0 V, VREF = 2.5 V internal or external; VDRIVE = 2.7 V to 5.5 V; VPP = AVDD to 59.4 V; TA = −40°C to +105°C, unless otherwise noted. Table 2. Parameter DC ACCURACY Resolution Integral Nonlinearity (INL) 1 Min Differential Nonlinearity (DNL)1 Single-Ended Mode Offset Error Offset Error Match Gain Error Gain Error Match Differential Mode Positive Gain Error Positive Gain Error Match Zero Code Error Zero Code Error Match Negative Gain Error Negative Gain Error Match CONVERSION RATE Conversion Time 2 Autocycle Update Rate2 Throughput Rate ANALOG INPUT 3 Single-Ended Input Range Pseudo Differential Input Range: VIN+ − VIN− 4 Fully Differential Input Range: VIN+ − VIN− Input Capacitance2 DC Input Leakage Current DYNAMIC PERFORMANCE Signal-to-Noise Ratio (SNR)1 Typ Max Unit 12 ±0.5 ±0.5 ±0.5 ±1 ±1.5 ±0.99 Bits LSB LSB LSB ±1 ±0.4 ±0.5 ±0.4 ±7 ±2.5 LSB LSB LSB LSB LSB LSB 3 50 μs μs kSPS 0 0 0 0 −VREF −2 × VREF VREF 2 × VREF VREF 2 × VREF +VREF +2 × VREF 30 ±1 Differential mode Single-ended or pseudo differential mode Differential, single-ended, and pseudo differential modes LSB LSB LSB LSB ±1 ±0.5 ±3 ±0.5 ±1 ±0.5 22.22 Test Conditions/Comments V V fSCL = 400 kHz 0 V to VREF mode 0 V to 2 × VREF mode 0 V to VREF mode 0 V to 2 × VREF mode 0 V to VREF mode 0 V to 2 × VREF mode pF µA 73 72 dB dB Signal-to-Noise + Distortion (SINAD) Ratio1 71.5 72.5 dB dB Total Harmonic Distortion (THD)1 −81 −79 dB dB Spurious-Free Dynamic Range (SFDR)1 −81 −79 dB Channel-to-Channel Isolation2 −90 dB Rev. I | Page 6 of 47 fIN = 10 kHz sine wave; differential mode fIN = 10 kHz sine wave; single-ended and pseudo differential modes fIN = 10 kHz sine wave; differential mode fIN = 10 kHz sine wave; single-ended and pseudo differential modes fIN = 10 kHz sine wave; differential mode fIN = 10 kHz sine wave; single-ended and pseudo differential modes fIN = 10 kHz sine wave; differential mode fIN = 10 kHz sine wave; single-ended and pseudo differential modes fIN = 10 kHz to 40 kHz Data Sheet Parameter TEMPERATURE SENSOR—INTERNAL Operating Range Accuracy Resolution Update Rate TEMPERATURE SENSOR—EXTERNAL Operating Range Accuracy Resolution Low Level Output Current Source2 Medium Level Output Current Source2 High Level Output Current Source2 Maximum Series Resistance (RS) for External Diode2 Maximum Parallel Capacitance (CP) for External Diode2 CURRENT SENSE VPP Supply Range Gain RS(+)/RS(−) Input Bias Current CMRR/PSRR2 Offset Error Offset Drift Amplifier Peak-To-Peak Noise2 VPP Supply Current REFERENCE Reference Output Voltage Reference Input Voltage Range DC Leakage Current VREF Output Impedance2 Input Capacitance2 Reference Temperature Coefficient AD7294 Min Typ −40 Max Unit Test Conditions/Comments +105 ±2 ±2.5 °C °C °C °C ms Internal temperature sensor, TA = −30°C to +90°C Internal temperature sensor, TA = −40°C to +105°C LSB size +150 ±2 100 °C °C °C µA µA µA Ω 1 nF 59.4 12.5625 V 32 µA dB µV µV/°C µV mA 0.25 5 −55 0.25 8 32 128 External transistor is 2N3906 Limited by external diode TA = TDIODE = −40°C to +105°C LSB size For < ±0.5°C additional error, CP = 0, see Figure 31 RS = 0, see Figure 30 VPP = AVDD to 59.4 V AVDD 12.4375 12.5 25 80 ±50 1 400 0.18 2.49 0.1 1 ±340 0.25 2.51 4.1 AVDD − 2 ±2 25 20 10 25 Gain of 12.5 gives a gain error = 0.5% maximum; delivers ±200 mV range with +2.5 V reference V V μA Ω pF ppm/°C See the Terminology section for more details. Sampled during initial release to ensure compliance, not subject to production testing. 3 VIN+ or VIN− must remain within GND/VDD. 4 VIN− = 0 V for specified performance. For full input range on VIN−, see Figure 40. 1 2 Rev. I | Page 7 of 47 Inputs shorted to VPP Referred to input VPP = 59.4 V ±0.2% maximum at 25°C only For four uncommitted ADCs For current sense AD7294 Data Sheet GENERAL SPECIFICATIONS AVDD = DVDD = 4.5 V to 5.5 V, AGND = DGND = 0 V, VREF = 2.5 V internal or external; VDRIVE = 2.7 V to 5.5 V; VPP = AVDD to 59.4 V; DAC OUTV+ AB and DAC OUTV+ CD = 4.5 V to 16.5 V; OFFSET IN x is floating, therefore, DAC output span = 0 V to 5 V; TA = −40°C to +105°C, unless otherwise noted. Table 3. Parameter LOGIC INPUTS Input High Voltage, VIH Input Low Voltage, VIL Input Leakage Current, IIN Input Hysteresis, VHYST Input Capacitance, CIN Glitch Rejection Min Typ 0.7 VDRIVE 0.3 VDRIVE ±1 0.05 VDRIVE 8 50 Power Dissipation Power-Down IDD DIDD DAC OUTV+ x, IDD Power Dissipation Test Conditions/Comments V V µA V pF ns SDA, SCL only SDA, SCL only pF 0.4 0.6 ±1 V V µA pF VDRIVE − 0.2 0.2 V V mV 5.3 0.6 59.4 5.5 16.5 5.5 5.5 6.5 1.2 V V V V V mA mA 70 105 mW 0.5 1 35 1 16.5 60 2.5 µA µA µA mW 8 VFS Unit 30 I2C Address Pins Maximum External Capacitance if Floating LOGIC OUTPUTS SDA, ALERT Output Low Voltage, VOL Floating-State Leakage Current Floating-State Output Capacitance ISENSE OVERRANGE Output High Voltage, VOH Output Low Voltage, VOL Overrange Setpoint POWER REQUIREMENTS VPP AVDD V(+) DVDD VDRIVE IDD Dynamic DAC OUTV+ x, IDD Max VFS × 1.2 AVDD 4.5 4.5 4.5 2.7 Rev. I | Page 8 of 47 Input filtering suppresses noise spikes of less than 50 ns Tristate input SDA and ALERT/BUSY are open-drain outputs ISINK = 3 mA ISINK = 6 mA ISENSE OVERRANGE is a push-pull output ISOURCE = 200 µA for push-pull outputs ISINK = 200 µA for push-pull outputs VFS = ±VREF ADC/12.5 Tie DVDD to AVDD AVDD + DVDD + VDRIVE, DAC outputs unloaded At midscale output voltage, DAC outputs unloaded For each AVDD and VDRIVE Data Sheet AD7294 TIMING CHARACTERISTICS I2C Serial Interface AVDD = DVDD = 4.5 V to 5.5 V, AGND = DGND = 0 V, VREF = 2.5 V internal or external; VDRIVE = 2.7 V to 5.5 V; VPP = AVDD to 59.4 V; DAC OUTV+ AB and DAC OUTV+ CD = 4.5 V to 16.5 V; OFFSET IN x is floating, therefore, DAC output span = 0 V to 5 V; TA = −40°C to +105°C, unless otherwise noted. Table 4. Parameter1 fSCL t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 Cb 1 2 Limit at TMIN, TMAX 400 2.5 0.6 1.3 0.6 100 0.9 0 0.6 0.6 1.3 300 0 300 0 300 20 + 0.1Cb2 400 Unit kHz max μs min μs min μs min μs min ns min μs max μs min μs min μs min μs min ns max ns min ns max ns min ns max ns min pF max Description SCL clock frequency SCL cycle time tHIGH, SCL high time tLOW, SCL low time tHD,STA, start/repeated start condition hold time tSU,DAT, data setup time tHD,DAT, data hold time tHD,DAT, data hold time tSU,STA, setup time for repeated start tSU,STO, stop condition setup time tBUF, bus free time between a stop and a start condition tR, rise time of SCL and SDA when receiving tR, rise time of SCL and SDA when receiving (CMOS compatible) tF, fall time of SDA when transmitting tF, fall time of SDA when receiving (CMOS compatible) tF, fall time of SCL and SDA when receiving tF, fall time of SCL and SDA when transmitting Capacitive load for each bus line See Figure 2. Cb is the total capacitance in pF of one bus line. tR and tF are measured between 0.3 DVDD and 0.7 DVDD. Timing and Circuit Diagrams SDA t9 t3 t10 t11 t4 SCL t2 t1 t5 START CONDITION REPEATED START CONDITION STOP CONDITION Figure 2. I2C-Compatible Serial Interface Timing Diagram 200µA IOL VOH (MIN) OR VOL (MAX) TO OUTPUT PIN CL 50pF 200µA t8 t7 IOH Figure 3. Load Circuit for Digital Output Rev. I | Page 9 of 47 05747-002 t6 05747-003 t4 AD7294 Data Sheet ABSOLUTE MAXIMUM RATINGS TA = 25°C, unless otherwise noted.1 Table 5. Parameter VPPx to AGND AVDDx to AGND DAC OUTV+ AB to AGND DAC OUTV+ CD to AGND DVDD to DGND VDRIVE to OPGND Digital Inputs to OPGND SDA/SCL to OPGND Digital Outputs to OPGND RS(+)/RS(−) to VPPx REFOUT/REFIN ADC to AGND REFOUT/REFIN DAC to AGND OPGND to AGND OPGND to DGND AGND to DGND VOUTx to AGND Analog Inputs to AGND Operating Temperature Range B Version Storage Temperature Range Junction Temperature (TJ Max) ESD Human Body Model Reflow Soldering Peak Temperature 1 Rating −0.3 V to +70 V −0.3 V to +7 V −0.3 V to +17 V −0.3 V to +17 V −0.3 V to +7 V −0.3 V to +7 V −0.3 V to VDRIVE + 0.3 V −0.3 V to +7 V −0.3 V to VDRIVE + 0.3 V VPP − 0.3 V to VPP + 0.3 V −0.3 V to AVDD + 0.3 V −0.3 V to AVDD + 0.3 V −0.3 V to +0.3 V −0.3 V to +0.3 V −0.3 V to +0.3 V −0.3 V to DAC OUTV(+) + 0.3 V −0.3 V to AVDD + 0.3 V Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability. To conform with IPC 2221 industrial standards, it is advisable to use conformal coating on the high voltage pins. THERMAL RESISTANCE Table 6. Thermal Resistance Package Type 64-Lead TQFP 56-Lead LFCSP ESD CAUTION −40°C to +105°C −65°C to +150°C 150°C 1 kV 260°C Transient currents of up to 100 mA do not cause SCR latch-up. Rev. I | Page 10 of 47 θJA 54 21 θJC 16 2 Unit °C/W °C/W Data Sheet AD7294 VIN3 VIN2 VIN1 REF OUT/REFIN ADC VIN0 DCAP AVDD5 AGND6 AVDD6 NC AGND7 RS1(+) VPP1 RS1(–) VPP2 NC PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 NC 1 PIN 1 INDICATOR RS2(–) 2 48 DGND 47 RS2(+) 3 46 DGND ISENSE 1 OVERRANGE NC 4 AVDD1 5 45 ISENSE 2 OVERRANGE 44 DVDD AGND1 6 43 DGND AGND2 7 AD7294 42 VDRIVE AVDD2 8 TQFP TOP VIEW (Not to Scale) 41 OPGND 40 SCL 39 SDA D1+ 11 38 AS0 D1– 12 37 AS1 AGND3 13 36 AS2 AVDD3 14 35 ALERT/BUSY REF OUT/REFIN DAC 15 34 AGND5 NC 16 33 NC D2– 9 D2+ 10 05747-005 NC VOUT D OFFSET IN D DAC OUT GND CD VOUT C DAC OUTV+ CD OFFSET IN C AVDD4 AGND 4 OFFSET IN B VOUT B DAC OUTV+ AB DAC OUT GND AB NC = NO CONNECT VOUT A NC OFFSET IN A 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 NC AVDD1 AGND1 AGND2 AVDD2 D2(–) D2(+) 44 VIN2 43 VIN3 DCAP 47 REFOUT/REFIN ADC 46 VIN0 45 VIN1 AGND6 AGND7 AVDD5 51 50 49 48 42 DGND 41 ISENSE 1 OVERRANGE 40 ISENSE 2 OVERRANGE 39 DVDD 1 2 3 4 5 6 7 8 9 38 DGND 37 VDRIVE AD7294 36 35 34 33 TOP VIEW (Not to Scale) D1(+) 10 D1(–) 11 AGND3 12 32 31 30 29 AVDD3 13 28 26 27 25 DAC OUTV+ CD DAC OUT GND CD VOUT D OFFSET IN D VOUT C 24 OFFSET IN B 20 AGND4 21 AVDD4 22 OFFSET IN C 23 VOUT B 19 VOUT A 16 DAC OUT GND AB 17 DAC OUTV+ AB 18 OFFSET IN A 15 REFOUT/REFIN DAC 14 OPGND SCL SDA AS0 AS1 AS2 ALERT/BUSY AGND5 NOTES 1. NC = NO CONNECT. 2. CONNECT THE EXPOSED PAD TO THE GROUND PLANE OF THE PCB USING MULTIPLE VIAS. Figure 5. LFCSP Pin Configuration Rev. I | Page 11 of 47 05747-004 RS2(–) RS2(+) 55 VPP1 54 RS1(–) 53 RS1(+) 52 NC 56 VPP2 Figure 4. TQFP Pin Configuration AD7294 Data Sheet Table 7. Pin Function Descriptions TQFP Pin No. 2, 61 3, 60 1, 4, 16, 17, 32, 33, 59, 64 5, 8, 14, 25, 56, 57 LFCSP Pin No. 1, 54 2, 53 3, 52 Mnemonic RS2(−), RS1(−) RS2(+), RS1(+) NC Description Connection for External Shunt Resistor. Connection for External Shunt Resistor. No Connection. Do not connect these pins. 4, 7, 13, 22, 50 AVDD1 to AVDD6 for TQFP; AVDD1 to AVDD4 for LFCSP 6, 7, 13, 24, 34, 55, 58 5, 6 12, 21, 29, 49, 51 AGND1 to AGND7 9, 12 8, 11 D2(−), D1(−) 10, 11 9, 10 D2(+), D1(+) 15 14 REFOUT/REFIN DAC 18, 23, 26, 31 15, 20 23,28 OFFSET IN A to OFFSET IN D 19, 22, 27, 30 16, 19, 24, 27 VOUT A to VOUT D 20, 29 17, 26 21, 28 18, 25 35 30 DAC OUT GND AB, DAC OUT GND CD DAC OUTV+ AB, DAC OUTV+ CD ALERT/BUSY Analog Supply Pins. The operating range is 4.5 V to 5.5 V. These pins provide the supply voltage for all the analog circuitry on the AD7294. Connect the AVDD and DVDD pins together to ensure that all supply pins are at the same potential. This supply should be decoupled to AGND with one 10 µF tantalum capacitor and a 0.1 µF ceramic capacitor for each AVDD pin. Analog Ground. Ground reference point for all analog circuitry on the AD7294. Refer all analog input signals and any external reference signal to this AGND voltage. Connect all seven of these AGND pins to the AGND plane of the system. Note that AGND5 is a DAC ground reference point and should be used as a star ground for circuitry being driven by the DAC outputs. Ideally, the AGND and DGND voltages should be at the same potential and must not be more than 0.3 V apart, even on a transient basis. Temperature Sensor Analog Input. These pins are connected to the external temperature sensing transistor. See Figure 46 and Figure 47. Temperature Sensor Analog Input. These pins are connected to the external temperature sensing transistor. See Figure 46 and Figure 47. DAC Reference Output/Input Pin. The REFOUT/REFIN DAC pin is common to all four DAC channels. On power-up, the default configuration of this pin is external reference (REFIN). Enable the internal reference by writing to the power-down register; see Table 27. Decoupling capacitors (220 nF recommended) are connected to this pin to decouple the reference buffer. Provided the output is buffered, the on-chip reference can be taken from this pin and applied externally to the rest of a system. A maximum external reference voltage of AVDD − 2 V can be supplied to the REFOUT portion of the REFOUT/REFIN DAC pin. DAC Analog Offset Input Pins. These pins set the desired output range for each DAC channel. The DACs have an output voltage span of 5 V, which can be shifted from 0 V to 5 V to a maximum output voltage of 10 V to 15 V by supplying an offset voltage to these pins. These pins can be left floating, in which case decouple them to AGND with a 100 nF capacitor. Buffered Analog DAC Outputs for Channel A to Channel D. Each DAC analog output is driven from an output amplifier that can be offset using the OFFSET IN x pin. The DAC has a maximum output voltage span of 5 V that can be level shifted to a maximum output voltage level of 15 V. Each output is capable of sourcing and sinking 10 mA and driving a 10 nF load. Analog Ground. Analog ground pins for the DAC output amplifiers on VOUTA and VOUTB, and VOUTC and VOUTD, respectively. 38, 37, 36 33, 32, 31 AS0, AS1, AS2 39 34 SDA Analog Supply. Analog supply pins for the DAC output amplifiers on VOUTA and VOUTB, and VOUTC and VOUTD, respectively. The operating range is 4.5 V to 16.5 V. Digital Output. Selectable as an alert or busy output function in the configuration register. This is an open-drain output. An external pull-up resistor is required. When configured as an alert, this pin acts as an out-of-range indicator and becomes active when the conversion result violates the DATAHIGH or DATALOW register values. See the Alert Status Registers section. When configured as a busy output, this pin becomes active when a conversion is in progress. Digital Logic Input. Together, the logic state of these inputs selects a unique I2C address for the AD7294. See Table 34 for details. Digital Input/Output. Serial bus bidirectional data; external pull-up resistor required. Rev. I | Page 12 of 47 Data Sheet AD7294 TQFP Pin No. 40 LFCSP Pin No. 35 Mnemonic SCL Description Serial I2C Bus Clock. The data transfer rate in I2C mode is compatible with both 100 kHz and 400 kHz operating modes. Open-drain input; external pull-up 41 42 36 37 OPGND VDRIVE 43, 47, 48 44 38, 42 39 DGND DVDD 46, 45 41, 40 49, 50, 51, 52 43, 44, 45, 46 ISENSE1 OVERRANGE, ISENSE2 OVERRANGE VIN3 to VIN0 Dedicated Ground Pin for I2C Interface. Logic Power Supply. The voltage supplied at this pin determines at what voltage the interface operates. Decouple this pin to DGND. The voltage range on this pin is 2.7 V to 5.5 V and may be different to the voltage level at AVDD and DVDD, but should never exceed either by more than 0.3 V. To set the input and output thresholds, connect this pin to the supply to which the I2C bus is pulled. Digital Ground. This pin is the ground for all digital circuitry. Logic Power Supply. The operating range is 4.5 V to 5.5 V. These pins provide the supply voltage for all the digital circuitry on the AD7294. Connect the AVDD and DVDD pins together to ensure that all supply pins are at the same potential. Decouple this supply to DGND with a10 µF tantalum capacitor and a 0.1 µF ceramic capacitor. Fault Comparator Outputs. These pins connect to the high-side current sense amplifiers. 53 47 REFOUT/REFIN ADC 54 48 DCAP 62, 63 55, 56 VPP1, VPP2 N/A 1 0 EPAD resistor required. 1 Uncommitted ADC Analog Inputs. These pins are programmable as four single-ended channels or two true differential analog input channel pairs. See Table 1 and Table 13 for more details. ADC Reference Input/Output Pin. The REFOUT/REFIN ADC pin provides the reference source for the ADC. Upon power-up, the default configuration of this pin is external reference (REFIN). Enable the internal reference by writing to the power-down register; see Table 27. Connect decoupling capacitors (220 nF recommended) to this pin to decouple the reference buffer. Provided the output is buffered, the on-chip reference can be taken from this pin and applied externally to the rest of a system. A maximum external reference voltage of 2.5 V can be supplied to the REFOUT portion of the REFOUT/REFIN ADC pin. External Decoupling Capacitor Input for Internal Temperature Sensor. Decouple this pin to AGND using a 0.1 μF capacitor. In normal operation, the voltage is typically 3.7 V. Current Sensor Supply Pins. Power supply pins for the high-side current sense amplifiers. Operating range is from AVDD to 59.4 V. Decouple this supply to AGND. See the Current Sense Filtering section. The exposed pad is located on the underside of the package. Connect the exposed pad to the ground plane of the PCB using multiple vias. N/A means not applicable. Rev. I | Page 13 of 47 AD7294 Data Sheet TYPICAL PERFORMANCE CHARACTERISTICS 20 8192 POINT FFT AVDD = DVDD = 5V VDRIVE = 5V, VREF RANGE FSAMPLE = 22.22kSPS FIN = 10kHz, FSCLK = 400kHz SINGLE ENDED SNR = 71dB, THD = –82dB –20 –40 –60 –60 –80 –100 –100 –120 0 2000 4000 6000 8000 10000 FREQUENCY (kHz) –120 0 2000 4000 6000 8000 10000 FREQUENCY (kHz) Figure 6. Signal-to-Noise Ratio Single-Ended, VREF Range Figure 9. Signal-to-Noise Ratio Differential, 2 × VREF Range 1.0 20 8192 POINT FFT AVDD = DVDD = 5V VDRIVE = 5V, 2VREF RANGE FSAMPLE = 22.22kSPS FIN = 10kHz, FSCLK = 400kHz SINGLE ENDED SNR = 72dB, THD = –80dB 0 TA = 25°C VDRIVE = 5V, VREF RANGE VREF = 2.5V VDD = 5V SINGLE-ENDED 0.8 0.6 0.4 INL (LSB) –20 AMPLITUDE (dB) –40 –80 05747-088 AMPLITUDE (dB) –20 8192 POINT FFT AVDD = DVDD = 5V VDRIVE = 5V, 2VREF RANGE FSAMPLE = 22.22kSPS FIN = 10kHz, FSCLK = 400kHz DIFFERENTIAL SNR = 73dB, THD = –82dB 0 AMPLITUDE (dB) 0 05747-086 20 –40 –60 0.2 0 –0.2 –0.4 –80 –0.6 –100 –0.8 2000 4000 6000 8000 10000 FREQUENCY (kHz) –1.0 256 20 1.0 8192 POINT FFT AVDD = DVDD = 5V VDRIVE = 5V, VREF RANGE FSAMPLE = 22.22kSPS FIN = 10kHz, FSCLK = 400kHz DIFFERENTIAL SNR = 72dB, THD = –86dB TA = 25°C VDRIVE = 5V, VREF RANGE VREF = 2.5V VDD = 5V SINGLE-ENDED 0.8 0.6 DNL (LSB) 0.4 –40 –60 0.2 0 –0.2 –0.4 –80 –0.6 –100 –0.8 0 2000 4000 6000 8000 10000 FREQUENCY (kHz) –1.0 256 0 512 768 1280 1792 2304 2816 3328 3840 1024 1536 2048 2560 3072 3584 4096 CODE Figure 11. ADC DNL Single-Ended, VREF Range Figure 8. Signal-to-Noise Ratio Differential, VREF Range Rev. I | Page 14 of 47 05747-072 –120 05747-087 AMPLITUDE (dB) –20 768 1280 1792 2304 2816 3328 3840 1024 1536 2048 2560 3072 3584 4096 CODE Figure 10. ADC INL Single-Ended, VREF Range Figure 7. Signal-to-Noise Ratio Single-Ended, 2 × VREF Range 0 512 0 05747-077 0 05747-089 –120 Data Sheet AD7294 1.0 TA = 25°C VDRIVE = 5V, 2VREF RANGE VREF = 2.5V VDD = 5V SINGLE-ENDED 0.6 0.4 0.2 0.2 INL (LSB) 0.4 0 –0.2 0 –0.2 –0.4 –0.4 –0.6 –0.6 –0.8 –0.8 256 0 512 768 1280 1792 2304 2816 3328 3840 1024 1536 2048 2560 3072 3584 4096 CODE –1.0 256 512 0 CODE Figure 15. ADC INL Differential, VREF Range Figure 12. ADC INL Single-Ended, 2 × VREF Range 1.0 0.6 0.6 0.4 0.2 0.2 DNL (LSB) 0.4 0 –0.2 0 –0.2 –0.4 –0.4 –0.6 –0.6 –0.8 –0.8 –1.0 256 0 512 768 1280 1792 2304 2816 3328 3840 1024 1536 2048 2560 3072 3584 4096 TA = = 25°C T A 25°C VDRIVE = 5V, 2VREF RANGE V REF = 2.5V VREF==5V 2.5V V DD V = 5V DD DIFFERENTIAL DIFFERENTIAL 0.8 –1.0 05747-073 DNL (LSB) 1.0 TA = 25°C VDRIVE = 5V, 2VREF RANGE VREF = 5V VDD = 5V SINGLE-ENDED 0.8 256 512 0 Figure 16. ADC DNL Differential, 2 × VREF Range 0.6 0.6 0.4 0.2 0.2 DNL (LSB) 0.4 0 –0.2 0 –0.2 –0.4 –0.4 –0.6 –0.6 –0.8 –0.8 –1.0 –1.0 256 0 512 TA = 25°C VDRIVE = 5V, 2VREF RANGE VREF = 5V VDD = 5V DIFFERENTIAL 0.8 768 1280 1792 2304 2816 3328 3840 1024 1536 2048 2560 3072 3584 4096 CODE 05747-075 INL (LSB) 1.0 TA = 25°C VDRIVE = 5V, VREF RANGE VREF = 2.5V VDD = 5V DIFFERENTIAL 0.8 768 1280 1792 2304 2816 3328 3840 1024 1536 2048 2560 3072 3584 4096 CODE CODE Figure 13. ADC DNL Single-Ended, 2 × VREF Range 1.0 768 1280 1792 2304 2816 3328 3840 1024 1536 2048 2560 3072 3584 4096 05747-070 –1.0 05747-078 INL (LSB) 0.6 TA = 25°C VDRIVE = 5V, VREF RANGE VREF = 5V VDD = 5V DIFFERENTIAL 0.8 Figure 14. ADC INL Differential, VREF Range 256 0 512 3840 2816 3328 1792 2304 768 1280 4096 2560 3072 3584 2048 1024 1536 CODE Figure 17. ADC DNL Differential, 2 × VREF Range Rev. I | Page 15 of 47 05747-071 0.8 05747-076 1.0 AD7294 Data Sheet 0.6 1.5 AVDD = DVDD = 5V VDRIVE = 5V, INTERNAL REF, OFFSET IN A/B/C/D = FLOATING 1.0 0.4 MAX INL 0.5 0.2 DNL (LSB) INL (LSB) 0 TA = 25°C VDRIVE = 5V, VREF RANGE VDD = 5V SINGLE-ENDED I2C MODE 400kHz –0.5 –1.0 0 –0.2 –1.5 MIN INL –0.4 0 1 2 3 4 5 6 REFERENCE VOLTAGE (V) –0.6 05747-093 –2.5 256 0 512 2304 2816 3328 3840 1792 1280 768 2560 3072 3584 2048 4096 1536 1024 CODE Figure 18. ADC INL vs. Reference Voltage 05747-080 –2.0 Figure 21. DAC DNL 0.8 20 15 0.6 MAX DNL 10 OUTPUT (µV) TA = 25°C VDRIVE = 5V, VREF RANGE VDD = 5V SINGLE-ENDED I2C MODE 400kHz 0.2 0 –0.2 MIN DNL 5 0 –5 –10 –0.4 –15 0 1 2 3 4 5 6 REFERENCE VOLTAGE (V) –20 05747-094 –0.6 0 1 2 3 4 5 6 7 8 9 10 TIME (s) Figure 19. ADC DNL vs. Reference Voltage 05747-097 DNL (LSB) 0.4 Figure 22. 0.1 Hz to 10 Hz DAC Output Noise (Code 800) 2.0 5.0 AVDD = DVDD = 5V VDRIVE = 5V, INTERNAL REF, OFFSET IN A/B/C/D = FLOATING 1.5 64pF 1nF 10nF 4.5 4.0 1.0 DAC OUTPUT (V) 3.5 0 –0.5 3.0 2.5 2.0 1.5 –1.0 1.0 –1.5 256 0 512 768 1280 1792 2304 2816 3328 3840 1024 1536 2048 2560 3072 3584 4096 CODE Figure 20. DAC INL 0 –5 –4 –3 –2 –1 0 1 2 3 4 5 6 7 8 9 TIME (µs) Figure 23. Settling Time for a ¼ to ¾ Output Voltage Step Rev. I | Page 16 of 47 10 05747-084 0.5 –2.0 05747-079 INL (LSB) 0.5 Data Sheet AD7294 100 64pF 1nF 10nF 0.4 0 –0.2 –0.4 –0.6 40 20 0 –20 –40 AVDD = DVDD = 5V OFFSET IN = FLOATING DAC OUT V = 15V VDRIVE = 5V, INTERNAL REF –60 –80 0 2 4 6 8 10 12 14 16 18 20 TIME (µs) –100 –50 05747-085 –0.8 –40 –30 –20 –10 0 10 30 20 40 50 LOAD CURRENT (mA) Figure 27. DAC Output Voltage vs. Load Current, Input Code = x800 Figure 24. Zoomed in Settling for a ¼ to ¾ Output Voltage Step 1.0 55 DAC A DAC B DAC C DAC D 50 0.7 0.6 0.5 0.4 0.3 AVDD = DVDD = 5V OFFSET IN = FLOATING DAC OUT V = 15V VDRIVE = 5V, INTERNAL REF 0.1 0 0 5 10 15 20 25 30 35 40 SINK CURRENT (mA) 40 35 30 25 20 –5 05747-090 0.2 45 0 5 10 15 05747-064 0.8 TEMPERATURE READING (°C) 0.9 VOUT (V) 60 20 TIME (Seconds) Figure 25. DAC Sinking Current at Input Code = x000, (VOUT = 0 V) Figure 28. Response of the AD7294 to Thermal Shock Using 2N3906 (2N3906 Placed in a Stirred Oil Bath) 0 55 DAC A DAC B DAC C DAC D –0.1 –0.2 EXTERNAL 50 TEMPERATURE (°C) –0.3 –0.4 –0.5 –0.6 –0.7 AVDD = DVDD = 5V OFFSET IN = FLOATING DAC OUT V = 15V VDRIVE = 5V, INTERNAL REF –0.9 5 10 15 40 35 AD7294 IN SOCKET ON 200mm × 100mm 2-LAYER FR-4 PCB –1.0 0 INTERNAL 30 20 25 30 35 40 SOURCE CURRENT (mA) Figure 26. DAC Sourcing Current at Input Code = x000, (VOUT = 0 V) 25 –5 05747-091 –0.8 45 0 5 10 15 20 25 30 35 TIME (Seconds) 40 45 50 55 60 05747-066 (%) 0.2 VOUT – (V+) DAC A DAC B DAC C DAC D 80 CHANGE IN OUTPUT VOLTAGE (mV) 0.6 05747-092 0.8 Figure 29. Response to Thermal Shock from Room Temperature into 50°C Stirred Oil (Both the AD7294 and the 2N3906 are Placed in a Stirred Oil Bath) Rev. I | Page 17 of 47 AD7294 Data Sheet 0 –50 –0.2 –55 –0.4 –60 –65 –0.8 PSRR (dB) –1.0 –1.2 –70 –75 –80 –1.4 –1.6 –85 –1.8 –90 0 0.5 1.0 1.5 2.0 2.5 CAPACITANCE FROM D+ TO D– (nF) –95 1k 05747-065 –2.0 Figure 30. Temperature Error vs. Capacitor Between D+ and D− 10k 100k 1M 10M FREQUENCY (Hz) 05747-102 ERROR (°C) –0.6 Figure 33. ISENSE Power Supply Rejection Ratio vs. Supply Ripple Frequency Without VPP Supply Decoupling Capacitors for a 500 mV Ripple 15 –50 10 –60 5 CMRR (dB) –5 –90 –10 –100 –15 0 2000 4000 6000 8000 10000 12000 SERIES RESISTANCE (Ω) –110 05747-062 –20 Figure 31. Temperature Error vs. Series Resistance for 15 Typical Devices 0 –10 –15 –20 –25 –30 –35 –40 100k 1M FREQUENCY (Hz) 10M 100M 05747-096 –45 10k 10 100 1k 10k 100k 1M 10M 100M Figure 34. ISENSE Common-Mode Rejection Ratio vs. Ripple Frequency for a 400 mV Peak-To-Peak Ripple –5 –50 1k 1 RIPPLE FREQUENCY (Hz) 5 AMPLITUDE (dB) –80 05747-103 ERROR (°C) –70 0 Figure 32. Frequency Response of the High-Side Current Sensor on the AD7294 Rev. I | Page 18 of 47 Data Sheet AD7294 TERMINOLOGY DAC TERMINOLOGY Relative Accuracy For the DAC, relative accuracy or integral nonlinearity (INL) is a measure of the maximum deviation, in LSBs, from a straight line passing through the endpoints of the DAC transfer function. Differential Nonlinearity Differential nonlinearity (DNL) is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of ±1 LSB maximum ensures monotonicity. This DAC is guaranteed monotonic by design. Zero Code Error Zero code error is a measure of the output error when zero code (0x0000) is loaded to the DAC register. Ideally, the output should be 0 V. The zero code error is always positive in the AD7294 because the output of the DAC cannot go below 0 V. Zero code error is expressed in mV. Full-Scale Error Full-scale error is a measure of the output error when full-scale code (0xFFFF) is loaded to the DAC register. Ideally, the output should be VDD − 1 LSB. Full-scale error is expressed in mV. Gain Error Gain error is a measure of the span error of the DAC. It is the deviation in slope of the DAC transfer characteristic from ideal, expressed as a percent of the full-scale range. Total Unadjusted Error Total unadjusted error (TUE) is a measure of the output error, taking all of the various errors into account. Zero Code Error Drift Zero code error drift is a measure of the change in zero code error with a change in temperature. It is expressed in µV/°C. Gain Error Drift Gain error drift is a measure of the change in gain error with changes in temperature. It is expressed in (ppm of full-scale range)/°C. ADC TERMINOLOGY Signal-to-Noise and Distortion Ratio (SINAD) The measured ratio of signal-to-noise and distortion at the output of the ADC. The signal is the rms amplitude of the fundamental. Noise is the sum of all nonfundamental signals up to half the sampling frequency (fS/2), excluding dc. The ratio is dependent on the number of quantization levels in the digitization process; the more levels, the smaller the quantization noise. The theoretical signal-to-noise and distortion ratio for an ideal N-bit converter with a sine wave input is given by Signal-to-(Noise + Distortion) = (6.02 N + 1.76) dB Thus, the SINAD is 74 dB for an ideal 12-bit converter. Total Harmonic Distortion (THD) The ratio of the rms sum of harmonics to the fundamental. For the AD7294, it is defined as THD (dB) = 20 log V2 2 + V3 2 + V4 2 + V5 2 + V6 2 V1 where V1 is the rms amplitude of the fundamental and V2, V3, V4, V5, and V6 are the rms amplitudes of the second through sixth harmonics. Peak Harmonic or Spurious Noise The ratio of the rms value of the next largest component in the ADC output spectrum (up to fS/2 and excluding dc) to the rms value of the fundamental. Typically, the value of this specification is determined by the largest harmonic in the spectrum, but for ADCs where the harmonics are buried in the noise floor, it is a noise peak. Integral Nonlinearity The maximum deviation from a straight line passing through the endpoints of the ADC transfer function. The endpoints are zero scale, a point 1 LSB below the first code transition, and full scale, a point 1 LSB above the last code transition. Differential Nonlinearity The difference between the measured and the ideal 1 LSB change between any two adjacent codes in the ADC. Offset Error The deviation of the first code transition (00…000) to (00…001) from the ideal—that is, AGND + 1 LSB. Offset Error Match The difference in offset error between any two channels. Gain Error The deviation of the last code transition (111…110) to (111…111) from the ideal (that is, REFIN − 1 LSB) after the offset error has been adjusted out. Gain Error Match The difference in gain error between any two channels. Rev. I | Page 19 of 47 AD7294 Data Sheet THEORY OF OPERATION 1LSB = 2 × VREF /4096 ADC OVERVIEW 011...111 The AD7294 provides the user with a 9-channel multiplexer, an on-chip track-and-hold, and a successive approximation ADC based around a capacitive DAC. The analog input range for the device can be selected as a 0 V to VREF input or a 2 × VREF input, configured with either single-ended or differential analog inputs. The AD7294 has an on-chip 2.5 V reference that can be disabled when an external reference is preferred. If the internal ADC reference is to be used elsewhere in a system, the output must first be buffered. ADC CODE 011...110 000...001 000...000 111...111 100...010 100...000 –VREF + 1LSB VREF – 1LSB +VREF – 1LSB 05747-017 100...001 The various monitored and uncommitted input signals are multiplexed into the ADC. The AD7294 has four uncommitted analog input channels, VIN0 to VIN3. These four channels allow single-ended, differential, and pseudo differential mode measurements of various system signals. For VIN0 to VIN3 in single-ended mode, the output code is straight binary, where ADC TRANSFER FUNCTIONS VIN = 0 V, DOUT = x000, VIN = VREF − 1 LSB, and DOUT = xFFF The designed code transitions occur at successive integer LSB values (1 LSB, 2 LSB, and so on). In single-ended mode, the LSB size is VREF/4096 when the 0 V to VREF range is used and 2 × VREF/4096 when the 0 V to 2 × VREF range is used. The ideal transfer characteristic for the ADC when outputting straight binary coding is shown in Figure 35. In differential mode, the code is twos complement, where VIN+ − VIN− = 0 V, and DOUT = x00 VIN+ − VIN− = VREF − 1 LSB, and DOUT = x7FF VIN+ − VIN− = −VREF, and DOUT = x800 ANALOG INPUT Figure 36. Differential Transfer Characteristic with VREF ± VREF Input Range Channel 5 and Channel 6 (current sensor inputs) are twos complement, where VIN+ − VIN− = 0 mV, and DOUT = x000 111...111 VIN+ − VIN− = VREF/12.5 − 1 LSB, DOUT = x7FF 111...110 ADC CODE VIN+ − VIN− = −VREF/12.5, DOUT = x800 Channel 7 to Channel 9 (temperature sensor inputs) are twos complement with the LSB equal to 0.25°C, where 111...000 1LSB = VREF /4096 011...111 TIN = 0°C, and DOUT = x000 TIN = +255.75°C, and DOUT = x7FF TIN = −256°C, and DOUT = x800 000...010 000...001 ANALOG INPUTS 000...000 0V 1LSB VREF – 1LSB NOTE 1. VREF IS EITHER VREF OR 2 × VREF. 05747-016 ANALOG INPUT Figure 35. Single-Ended Transfer Characteristic In differential mode, the LSB size is 2 × VREF/4096 when the 0 V to VREF range is used, and 4 × VREF/4096 when the 0 V to 2 × VREF range is used. The ideal transfer characteristic for the ADC when outputting twos complement coding is shown in Figure 36 (with the 2 × VREF range). The AD7294 has a total of four analog inputs. Depending on the configuration register setup, they can be configured as two single-ended inputs, two pseudo differential channels, or two fully differential channels. See the Register Setting section for further details. Single-Ended Mode The AD7294 can have four single-ended analog input channels. In applications where the signal source has high impedance, it is recommended to buffer the analog input before applying it to the ADC. The analog input range can be programmed to be either 0 V to VREF or 0 V to 2 × VREF. In 2 × VREF mode, the input is effectively divided by 2 before the conversion takes place. Note that the voltage with respect to GND on the ADC analog input pins cannot exceed AVDD. Rev. I | Page 20 of 47 Data Sheet AD7294 If the analog input signal to be sampled is bipolar, the internal reference of the ADC can be used to externally bias up this signal so that it is correctly formatted for the ADC. Figure 37 shows a typical connection diagram when operating the ADC in single-ended mode. +2.5V R +1.25V 0V VIN0 3R –1.25V 1 AD7294 R Driving Differential Inputs VIN3 REFOUT ADC 05747-018 0.47µF 1ADDITIONAL PINS OMITTED FOR CLARITY. Figure 37. Single-Ended Mode Connection Diagram Differential Mode The AD7294 can have two differential analog input pairs. Differential signals have some benefits over single-ended signals, including noise immunity based on the commonmode rejection of the device and improvements in distortion performance. Figure 38 defines the fully differential analog input of the AD7294. VREF p-p VIN+ AD72941 VREF p-p VIN– 1ADDITIONAL PINS OMITTED FOR CLARITY. 05747-019 COMMON-MODE VOLTAGE When a conversion takes place, the common mode is rejected, resulting in a virtually noise-free signal of amplitude −VREF to +VREF, corresponding to the digital output codes of −2048 to +2047 in twos complement format. If the 2 × VREF range is used, the input signal amplitude extends from −2 ×VREF (VIN+ = 0 V, VIN− = VREF) to +2 × VREF (VIN− = 0 V, VIN+ = VREF). 0V R VIN The common mode must be in this range to guarantee the functionality of the AD7294. Figure 38. Differential Input Definition The amplitude of the differential signal is the difference between the signals applied to VIN+ and VIN− in each differential pair (VIN+ − VIN−). The resulting converted data is stored in twos complement format in the result register. Simultaneously drive VIN0 and VIN1 by two signals, each of amplitude VREF (or 2 × VREF, depending on the range chosen), that are 180° out of phase. Assuming the 0 V to VREF range is selected, the amplitude of the differential signal is, therefore, −VREF to +VREF peak-topeak (2 × VREF), regardless of the common mode (VCM). The common mode is the average of the two signals The differential modes available on VIN0 to VIN3 in Table 13 require that VIN+ and VIN− be driven simultaneously with two equal signals that are 180° out of phase. The common mode on which the analog input is centered must be set up externally. The common-mode range is determined by VREF, the power supply, and the particular amplifier used to drive the analog inputs. Differential modes of operation with either an ac or dc input provide the best THD performance over a wide frequency range. Because not all applications have a signal preconditioned for differential operation, there is often a need to perform a singleended-to-differential conversion. Using an Op Amp Pair An op amp pair can be used to directly couple a differential signal to one of the analog input pairs of the AD7294. The circuit configurations illustrated in Figure 39 show how a dual op amp can be used to convert a single-ended bipolar signal into a differential unipolar input signal. The voltage applied to Point A sets up the common-mode voltage. As shown in Figure 39, Point A connects to the reference, but any value in the common-mode range can be the input at Point A to set up the common mode. The AD8022 is a suitable dual op amp that can be used in this configuration to provide differential drive to the AD7294. Care is required when choosing the op amp because the selection depends on the required power supply and system performance objectives. The driver circuits in Figure 39 are optimized for dc coupling applications requiring best distortion performance. The differential op amp driver circuit shown in Figure 39 is configured to convert and level shift a single-ended, ground referenced (bipolar) signal to a differential signal centered at the VREF level of the ADC. (VIN+ + VIN−)/2 The common mode is, therefore, the voltage on which the two inputs are centered. This results in the span of each input being VCM ± VREF/2. This voltage has to be set up externally, and its range varies with the reference value, VREF. As the value of VREF increases, the commonmode range decreases. When driving the inputs with an amplifier, the actual common-mode range is determined by the output voltage swing of the amplifier. Rev. I | Page 21 of 47 AD7294 Data Sheet 440Ω GND 3.75V 2.5V 1.25V 220Ω 2 × VREF p-p V+ 27Ω VREF p-p VIN+ AD72941 VIN+ AD72941 V– 220Ω 220Ω V+ A V– 3.75V 2.5V 1.25V 27Ω VIN– DC INPUT VOLTAGE VIN– REFOUT/REFIN ADC REFOUT ADC 0.47µF 10kΩ 0.47µF 20kΩ 1ADDITIONAL 05747-023 1ADDITIONAL PINS OMITTED FOR CLARITY. Figure 39. Dual Op Amp Circuit to Convert a Single-Ended Bipolar Signal into a Differential Unipolar Signal Pseudo Differential Mode The four uncommitted analog input channels can be configured as two pseudo differential pairs. Uncommitted input, VIN0 and VIN1, are a pseudo differential pair, as are VIN2 and VIN3. In this mode, VIN+ is connected to the signal source, which can have a maximum amplitude of VREF (or 2 × VREF, depending on the range chosen) to make use of the full dynamic range of the device. A dc input is applied to VIN−. The voltage applied to this input provides an offset from ground or a pseudo ground for the VIN+ input. Which channel is VIN+ is determined by the ADC channel allocation. The differential mode must be selected to operate in the pseudo differential mode. The resulting converted pseudo differential data is stored in twos complement format in the result register. PINS OMITTED FOR CLARITY. 05747-026 220kΩ Figure 41. Pseudo Differential Mode Connection Diagram CURRENT SENSOR Two bidirectional high-side current sense amplifiers are provided that can accurately amplify differential current shunt voltages in the presence of high common-mode voltages from AVDD up to 59.4 V. Each amplifier can accept a ±200 mV differential input. Both current sense amplifiers have a fixed gain of 12.5 and utilize an internal 2.5 V reference. An analog comparator is also provided with each amplifier for fault detection. The threshold is defined as 1.2 × Full-Scale Voltage Range When this limit is reached, the output is latched onto a dedicated pin. This output remains high until the latch is cleared by writing to the appropriate register. RSENSE ILOAD AVDD TO 54.5V VPP RS(+) RS(–) AD7294 The governing equation for the pseudo differential mode, for VIN0 is R1 40kΩ VOUT = 2(VIN+ − VIN−) − VREF_ADC R2 40kΩ A1 where VIN+ is the single-ended signal and VIN− is a dc voltage. 2.0 AVDD = DVDD = 5V VDRIVE = 5V 1.5 VIN– (V) 1.0 0.5 –0.5 0 1 2 3 4 5 6 VREF (V) Figure 40. VIN− Input Range vs. VREF in Pseudo Differential Mode 05747-095 0 Q1 Q2 A2 R3 100kΩ R4 100kΩ VOUT TO MUX 05747-029 The benefit of pseudo differential inputs is that they separate the analog input signal ground from the ADC ground, allowing dc common-mode voltages to be cancelled. The typical voltage range for VIN− while in pseudo differential mode is shown in Figure 40; Figure 41 shows a connection diagram for pseudo differential mode. Figure 42. High-Side Current Sense The AD7294 current sense comprises two main blocks: a differential and an instrumentation amplifier. A load current flowing through the external shunt resistor produces a voltage at the input terminals of the AD7294. Resistors R1 and R2 connect the input terminals to the differential amplifier (A1). A1 nulls the voltage appearing across its own input terminals by adjusting the current through R1 and R2 with Transistor Q1 and Transistor Q2. Common-mode feedback maintains the sum of these currents at approximately 50 μA. When the input signal to the AD7294 is zero, the currents in R1 and R2 are equal. When the differential signal is nonzero, the current increases through one of the resistors and decreases in the other. The current difference is proportional to the size and polarity of the input signal. The differential currents through Q1 and Q2 are converted into a differential voltage by R3 and R4. A2 is configured as an instrumentation amplifier, buffering this voltage and providing additional Rev. I | Page 22 of 47 Data Sheet AD7294 gain. Therefore, for an input voltage of ±200 mV at the pins, an output span of ±2.5 V is generated. The current sensors on the AD7294 are designed to remove any flicker noise and offset present in the sensed signal. This is achieved by implementing a chopping technique that is transparent to the user. The VSENSE signal is first converted by the AD7294, the analog inputs to the amplifiers are then swapped, and the differential voltage is once again converted by the AD7294. The two conversion results enable the digital removal of any offset or noise. Switches on the amplifier inputs enable this chopping technique to be implemented. This process requires 6 μs in total to return a final result. Note that the maximum series resistance on the RS(+) and RS(−) inputs (as shown in Figure 42) is limited to a maximum of 1 kΩ due to back-to-back ESD protection diodes from RS(+) and RS(−) to VPP. Also, note that if RF1 and RF2 are in series with R1 and R2 (shown in Figure 42), it affects the gain of the amplifier. Any mismatch between RF1 and RF2 can introduce offset error. VPP RSENSE RF1 VPP When the sense current is known, the voltage range of the AD7294 current sensor (200 mV) is divided by the maximum sense current to yield a suitable shunt value. If the power dissipation in the shunt resistor is too large, the shunt resistor can be reduced, in which case, less of the ADC input range is used. Using less of the ADC input range results in conversion results, which are more susceptible to noise and offset errors because offset errors are fixed and are thus more significant when smaller input ranges are used. RSENSE must be able to dissipate the I2R losses. If the power dissipation rating of the resistor is exceeded, its value may drift or the resistor may be damaged resulting in an open circuit. This can result in a differential voltage across the terminals of the AD7294 in excess of the absolute maximum ratings. Additional protection is afforded to the current sensors on the AD7294 by the recommended current limiting resistors, RF1 and RF2, as illustrated in Figure 43. The AD7294 can handle a maximum continuous current of 30 mA; thus, an RF2 of 1 kΩ provides adequate protection for the AD7294. RF2 10nF Choosing RSENSE RSx(+) CF RSx(–) AD7294 05747-098 The resistor values used in conjunction with the current sense amplifiers on the AD7294 are determined by the specific application requirements in terms of voltage, current, and power. Small resistors minimize power dissipation, have low inductance to prevent any induced voltage spikes, and have good tolerance, which reduce current variations. The final values chosen are a compromise between low power dissipation and good accuracy. Low value resistors have less power dissipated in them, but higher value resistors may be required to utilize the full input range of the ADC, thus achieving maximum SNR performance. ILOAD Figure 43. Current Sense Filtering (RSX Can Be Either RS1 or RS2) For certain RF applications, the optimum value for RF1 and RF2 is 1 kΩ whereas CF1 can range from 1 μF to 10 μF. CF2 is a decoupling capacitor for the VPP supply. Its value is application dependent, but for initial evaluation, values in the range of 1 nF to 100 nF are recommended. Kelvin Sense Resistor Connection When using a low value sense resistor for high current measurement, the problem of parasitic series resistance can arise. The lead resistance can be a substantial fraction of the rated resistance, making the total resistance a function of lead length. Avoid this problem by using a Kelvin sense connection. This type of connection separates the current path through the resistor and the voltage drop across the resistor. Figure 44 shows the correct way to connect the sense resistor between the RS(+) and RS(−) pins of the AD7294. SENSE RESISTOR CURRENT FLOW FROM SUPPLY CURRENT FLOW TO LOAD KELVIN SENSE TRACES RSX(+) If ISENSE has a large high frequency component, take care to choose a resistor with low inductance. Low inductance metal film resistors are best suited for these applications. RSX(–) 05747-031 AD7294 Current Sense Filtering In some applications, it may be desirable to use external filtering to reduce the input bandwidth of the amplifier (see Figure 43). The −3 dB differential bandwidth of this filter is equal to BWDM = 1/(4πRC) Figure 44. Kelvin Sense Connections (RSX Can Be Either RS1 or RS2) ANALOG COMPARATOR LOOP The AD7294 contains two setpoint comparators that are used for independent analog control. This circuitry enables users to quickly detect if the sensed voltage across the shunt has Rev. I | Page 23 of 47 AD7294 Data Sheet Remote Sensing Diode increased about the preset (VREF × 1.2)/12.5. If this occurs, the ISENSE OVERRANGE pin is set to a high logic level enabling appropriate action to be taken to prevent any damage to the external circuitry. The setpoint threshold level is fixed internally in the AD7294, and the current sense amplifier saturates above this level. The comparator also triggers if a voltage of less than AVDD is applied to the RSENSE or VPP pin. TEMPERATURE SENSOR The AD7294 contains one local and two remote temperature sensors. The temperature sensors continuously monitor the three temperature inputs and new readings are automatically available every 5 ms. I-BIAS LPF T2 Base Resistance The base resistance should be less than 100 Ω. LIMIT REGISTERS hFE Variation TEMP SENSOR D1– D2– TO ADC MUX Use a transistor with small variation in hFE (approximately 50 to 150). Small variation in hFE indicates tight control of the VBE characteristics. BIAS DIODE REMOTE SENSING TRANSISTORS AD7294 CAP ALERT 05747-032 T1 Base Emitter Voltage Figure 45. Internal and Remote Temperature Sensors The temperature sensor module on the AD7294 is based on the three current principle (see Figure 45), where three currents are passed through a diode and the forward voltage drop is measured at each diode, allowing the temperature to be calculated free of errors caused by series resistance. For RF applications, the use of high Q capacitors functioning as a filter protects the integrity of the measurement. These capacitors, such as Johanson Technology 10 pF high Q capacitors: Reference Code 500R07S100JV4T, should be connected between the base and the emitter, as close to the external device as possible. However, large capacitances affect the accuracy of the temperature measurement; thus, the recommended maximum capacitor value is 100 pF. In most cases, a capacitor is not required; the selection of any capacitor is dependent on the noise frequency level. Each input integrates, in turn, over a period of several hundred microseconds. This takes place continuously in the background, leaving the user free to perform conversions on the other channels. When integration is complete, a signal passes to the control logic to initiate a conversion automatically. If the ADC is in command mode, the temperature conversion is performed as soon as the next conversion is completed. In autocycle mode, the conversion is inserted into an appropriate place in the current sequence; see the Register Setting section for further details. If the ADC is idle, the conversion takes place immediately. Three registers store the result of the last conversion on each temperature channel; these can be read at any time. In addition, in command mode, one or both of the two external channel registers can be read out as part of the output sequence. Rev. I | Page 24 of 47 AD7294 2N3904 NPN D+ 10pF D– 05747-099 MUX fC = 65kHz D2+ D1+ To factor this in, the user can write the ΔT value to the offset register. The AD7294 automatically adds it to, or subtracts it from, the temperature measurement. Figure 46. Measuring Temperature Using an NPN Transistor AD7294 D+ 2N3906 PNP 10pF D– 05747-100 I The ideality factor, nf, of the transistor is a measure of the deviation of the thermal diode from ideal behavior. The AD7294 is trimmed for an nf value of 1.008. Use the following equation to calculate the error introduced at a Temperature T (°C) when using a transistor whose nf does not equal 1.008: The AD7294 operates as specified provided that the baseemitter voltage is greater than 0.25 V at 8 μA at the highest operating temperature, and less than 0.95 V at 128 μA for the lowest operating temperature. VDD 4×I Ideality Factor ΔT = (nf − 1.008) × (273.15 K + T) The on-chip, band gap temperature sensor measures the temperature of the system. Diodes are used in conjunction with the two remote temperature sensors to monitor the temperature of other critical board components. 16 × I The AD7294 is designed to work with discrete transistors, 2N3904 and 2N3906. If an alternative transistor is used, the AD7294 operates as specified provided the following conditions are adhered to. Figure 47. Measuring Temperature Using a PNP Transistor Data Sheet AD7294 Series Resistance Cancellation The DAC word is digitally inverted on-chip such that The AD7294 has been designed to automatically cancel out the effect of parasitic, base, and collector resistance on the temperature reading. This gives a more accurate result, without the need for any user characterization of the parasitic resistance. The AD7294 can compensate for up to 100 Ω in a process that is transparent to the user. DAC OPERATION The AD7294 contains four 12-bit DACs that provide digital control with 12 bits of resolution with a 2.5 V internal reference. The DAC core is a thin film 12-bit string DAC with a 5 V output span and an output buffer that can drive the high voltage output stage. The DAC has a span of 0 V to 5 V with a 2.5 V reference input. The output range of the DAC, which is controlled by the offset input, can be positioned from 0 V to 15 V. Resistor String The resistor string structure is shown in Figure 48. It consists of a string of 2n resistors, each of Value R. The code loaded to the DAC register determines at which node on the string the voltage is tapped off to be fed into the output amplifier. The voltage is tapped off by closing one of the switches connecting the string to the amplifier. This architecture is inherently monotonic, voltage out, and low glitch. It is also linear because all of the resistors are of equal value. R R D and VDAC = VREF × n 2 where: VDAC is the output of the DAC before digital inversion. D is the decimal equivalent of the binary code that is loaded to the DAC register. n is the bit resolution of the DAC. An example of the offset function is given in Table 8. Table 8. Offset Voltage Function Example Offset Voltage 1.67 V 3.33 V 5.00 V VOUT with 0x000 0V 5V 10 V VOUT with 0xFFF 5 V − 1 LSB 10 V − 1 LSB 15 V − 1 LSB The user has the option of leaving the offset pin open, in which case the voltage on the noninverting input of Op Amp A2 is set by the resistor divider, giving VOUT = 2VDAC This generates the 5 V output span from a 2.5 V reference. Digitally inverting the DAC allows the circuit to operate as a generic DAC when no offset is applied. If the offset pin is not being driven, it is best practice to place a 100 nF capacitor between the pin and ground to improve both the settling time and the noise performance of the DAC. Note that a significant amount of power can be dissipated in the DAC outputs. A thermal shutdown circuit sets the DAC outputs to high impedance if a die temperature of >150°C is measured by the internal temperature sensor. This also sets the overtemperature alert bit in Alert Register C, see the Alerts and Limits Theory section. Note that this feature is disabled when the temperature sensor powers down. TO OUTPUT AMPLIFIER R VOUT = 3VOFFSET + 2(VDAC − VREF) ADC AND DAC REFERENCE R 05747-028 R Figure 48. Resistor String Structure Output Amplifier Referring to Figure 48, the purpose of A1 is to buffer the DAC output range from 0 V to VREF. The second amplifier, A2, is configured such that when an offset is applied to OFFSET IN x, its output voltage is three times the offset voltage minus twice the DAC voltage. VOUT = 3VOFFSET − 2VDAC The AD7294 has two independent internal high performance 2.5 V references, one for the ADCs and the other for the four on-chip DACs. If the application requires an external reference, it can be applied to the REFOUT/REFIN DAC pin and/or to the REFOUT/REFIN ADC pin. The internal reference should be buffered before being used by external circuitry. Decouple both the REFOUT/ REFIN DAC pin and the REFOUT/REFIN ADC pin to AGND using a 220 nF capacitor. On power-up, the AD7294 is configured for use with an external reference. To enable the internal references, write a zero to both the D4 and D5 bits in the power-down register (see the Register Setting section for more details). Both the ADC and DAC references require a minimum of 60 μs to power up and settle to a 12-bit performance when a 220 nF decoupling capacitor is used. Rev. I | Page 25 of 47 AD7294 Data Sheet The AD7294 can also operate with an external reference. Suitable reference sources for the AD7294 include the AD780, AD1582, ADR431, REF193, and ADR391. In addition, choosing a reference with an output trim adjustment, such as the ADR441, allows a system designer to trim system errors by setting a reference voltage to a voltage other than the nominal. Long-term drift is a measure of how much the reference drifts over time. A reference with a low long-term drift specification ensures that the overall solution remains stable during its entire lifetime. If an external reference is used, select a low temperature coefficient specification to reduce the temperature dependence of the system output voltage on ambient conditions. VDRIVE FEATURE The AD7294 also has a VDRIVE feature to control the voltage at which the I2C interface operates. The VDRIVE pin is connected to the supply to which the I2C bus is pulled. This pin sets the input and output threshold levels for the digital logic pins and the ISENSE OVERRANGE pins. The VDRIVE feature allows the AD7294 to easily interface to both 3 V and 5 V processors. For example, if the AD7294 is operated with a VDD of 5 V, the VDRIVE pin can be powered from a 3 V supply, allowing a large dynamic range with low voltage digital processors. Thus, the AD7294 can be used with the 2 × VREF input range with a VDD of 5 V, yet remains capable of interfacing to 3 V digital devices. Decouple this pin to DGND with a 100 nF and a 1 μF capacitor. Rev. I | Page 26 of 47 Data Sheet AD7294 REGISTER SETTING The AD7294 contains internal registers (see Figure 49) that store conversion results, high and low conversion limits, and information to configure and control the device. Table 9. AD7294 Register Address COMMAND REGISTER RESULT REGISTER DAC REGISTERS TSENSE RESULT REGISTERS × 3 ADDRESS POINTER REGISTER CHANNEL SEQUENCE REGISTER DATA ALERT REGISTERS × 3 CONFIGURATION REGISTER POWER-DOWN REGISTER DATA HIGH/ DATA LOW REGISTERS × 18 HYSTERESIS REGISTER SERIAL BUS INTERFACE SDA SCL 05747-039 TSENSE OFFSET REGISTERS × 2 Figure 49. AD7294 Register Structure Each data register has an address to which the address pointer register points when communicating with it. The command register is the only register that is a write-only register; the rest are read/write registers. ADDRESS POINTER REGISTER The address pointer register is an 8-bit register, in which the 6 LSBs are used as pointer bits to store an address that points to one of the AD7294 data registers, see Table 9. Address in Hex 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 20 21 22 23 24 25 26 27 40 41 Rev. I | Page 27 of 47 Registers (R is Read/W is Write) Command Register (W) Result Register (R)/DACA Value (W) TSENSE1 Result (R)/DACB Value (W) TSENSE2 Result (R)/DACC Value (W) TSENSEINT Result (R)/DACD Value (W) Alert Register A (R/W) Alert Register B (R/W) Alert Register C (R/W) Channel Sequence Register (R/W) Configuration Register (R/W) Power-Down Register (R/W) DATALOW Register VIN0 (R/W) DATAHIGH Register VIN0 (R/W) Hysteresis Register VIN0 (R/W) DATALOW Register VIN1 (R/W) DATAHIGH Register VIN1 (R/W) Hysteresis Register VIN1 (R/W) DATALOW Register, VIN2 (R/W) DATAHIGH Register VIN2 (R/W) Hysteresis Register VIN2 (R/W) DATALOW Register VIN3 (R/W) DATAHIGH Register VIN3 (R/W) Hysteresis Register VIN3 (R/W) DATALOW Register ISENSE1 (R/W) DATAHIGH Register ISENSE1 (R/W) Hysteresis Register ISENSE1 (R/W) DATALOW Register ISENSE2 (R/W) DATAHIGH Register ISENSE2 (R/W) Hysteresis Register ISENSE2 (R/W) DATALOW Register TSENSE1 (R/W) DATAHIGH Register TSENSE1 (R/W) Hysteresis Register TSENSE1 (R/W) DATALOW Register TSENSE2 (R/W) DATAHIGH Register TSENSE2 (R/W) Hysteresis Register TSENSE2 (R/W) DATALOW Register TSENSEINT (R/W) DATAHIGH Register TSENSEINT (R/W) Hysteresis Register TSENSEINT (R/W) TSENSE1 Offset Register (R/W) TSENSE2 Offset Register (R/W) Factory Test Mode Factory Test Mode AD7294 Data Sheet COMMAND REGISTER (0x00) RESULT REGISTER (0x01) Writing in the command register puts the device into command mode. When in command mode, the device cycles through the selected channels from LSB (D0) to MSB (D7) on each subsequent read (see Table 10). A channel is selected for conversion if a one is written to the desired bit in the command register. On power-up, all bits in the command register are set to zero. If the external TSENSE channels are selected in the command register byte, it is not actually requesting a conversion. The result of the last automatic conversion is output as part of the sequence (see the Modes of Operation section). The result register is a 16-bit read-only register. The conversion results for the four uncommitted ADC inputs and the two ISENSE channels are stored in the result register for reading. Bit D14 to Bit D12 are the channel allocation bits, each of which identifies the ADC channel that corresponds to the subsequent result (see the ADC Channel Allocation section for more details). Bit D11 to Bit D0 contain the most recent ADC result. D15 is reserved as an alert_flag bit. Table 11 lists the contents of the first byte that is read from the AD7294 results register; Table 12 lists the contents of the second byte read. If a command mode conversion is required while the autocycle mode is active, it is necessary to disable the autocycle mode before proceeding to the command mode (see the Autocycle Mode section for more details). Table 10. Command Register1 Bits Channel 1 MSB D7 Read out last result from TSENSE2 D6 Read out last result from TSENSE1 D5 ISENSE2 D4 ISENSE1 D3 VIN3 (S.E.) or VIN3 − VIN2 (DIFF) D2 VIN2 (S.E.) or VIN2 − VIN3 (DIFF) D1 VIN1 (S.E.) or VIN1 − VIN0 (DIFF) LSB D0 VIN0 (S.E.) or VIN0 − VIN1 (DIFF) S.E. indicates single-ended and DIFF indicates differential. Table 11. Result Register (First Read) MSB D15 Alert_Flag D14 CHID2 D13 CHID1 D12 CHID0 D11 B11 D10 B10 D9 B9 LSB D8 B8 D4 B4 D3 B3 D2 B2 D1 B1 LSB D0 B0 Table 12. Result Register (Second Read) MSB D7 B7 D6 B6 D5 B5 Rev. I | Page 28 of 47 Data Sheet AD7294 ADC Channel Allocation Table 14. TSENSE Register (First Read) The three channel address bits indicate which channel the result in the result register represents. Table 13 details the channel ID bits (S.E. indicates single-ended and DIFF indicates differential). MSB D15 Alert_Flag Table 13. ADC Channel Allocation Table 15. Register (Second Read) Function VIN0 (S.E.) or VIN0 − VIN1 (DIFF) VIN1 (S.E.) or VIN1 − VIN0 (DIFF) VIN2 (S.E.) or VIN2 − VIN3 (DIFF) VIN3 (S.E.) or VIN3 − VIN2 (DIFF) ISENSE1 ISENSE2 TSENSE1 TSENSE2 CHID2 0 Channel ID CHID1 0 CHID0 0 0 0 1 0 1 0 0 1 1 1 1 1 1 0 0 1 1 0 1 0 1 MSB D7 B7 D14 CHID2 D6 B6 D13 CHID1 D5 B5 D12 CHID0 D4 B4 D3 B3 D11 B11 D10 B10 D2 B2 D1 B1 LSB D8 B8 D9 B9 LSB D0 B0 TSENSEINT RESULT REGISTER (0X04) The TSENSEINT register is a 16-bit read-only register used to store the ADC data generated from the internal temperature sensor. Similar to the TSENSE1 and TSENSE2 result registers, this register stores the temperature readings from the ADC in an 11bit twos complement format, D10 to D0, and uses the MSB as a general alert flag. Bits[D14:D11] are not used and are set to zero. Conversions take place approximately every 5 ms. The temperature data format in Table 16 also applies to the internal temperature sensor data. TSENSE1, TSENSE2 RESULT REGISTERS (0X02 AND 0X03) Register TSENSE1 and Register TSENSE2 are 16-bit read only registers. The MSB, D15 is the alert_flag bit whereas Bit D14 to Bit D12 contain the three ADC channel allocation bits. D11 is reserved for flagging diode open circuits. The temperature reading from the ADC is stored in an 11-bit twos complement format, D10 to D0 (see Table 14 and Table 15). Conversions take place approximately every 5 ms. Temperature Value Format The temperature reading from the ADC is stored in an 11-bit twos complement format, D10 to D0, to accommodate both positive and negative temperature measurements. The temperature data format is provided in Table 16. Table 16. TSENSE Data Format Input Value (°C) D10 (MSB) −256 D9 +128 D8 +64 D7 +32 D6 +16 Rev. I | Page 29 of 47 D5 +8 D4 +4 D3 +2 D2 +1 D1 +0.5 D0 (LSB) +0.25 AD7294 Data Sheet DACA, DACB, DACC, DACD, REGISTERS (0x01 TO 0x04) Writing to these register addresses sets the DACA, DACB, DACC, and DACD output voltage codes, respectively. Bits[D11:D0] in the write result register are the data bits sent to DACA. Bit D15 to Bit D12 are ignored. Table 17. DAC Register (First Write)1 MSB D15 X 1 D14 X D13 X D12 X D11 B11 D10 B10 D9 B9 LSB D8 B8 X is don’t care. Table 18. DAC Register (Second Write) MSB D7 B7 D6 B6 D5 B5 D4 B4 D3 B3 D2 B2 D1 B1 LSB D0 B0 ALERT STATUS REGISTER A (0x05), REGISTER B (0x06), AND REGISTER C (0x07) The alert status registers (A, B, and C) are 8-bit read/write registers that provide information on an alert event. If a conversion results in activating the ALERT/BUSY pin or the alert_flag bit in the result register or TSENSE registers, the alert status register can be read to gain further information. To clear the full content of any one of the alert registers, write a code of FF (all ones) to the relevant registers. Alternatively, the user can write to the respective alert bit in the selected alert register to clear the alert associated with that bit. The entire contents of all the alert status registers can be cleared by writing a 1 to Bit D1 and Bit D2 in the configuration register, as shown in Table 24. However, this operation then enables the ALERT/BUSY pin for subsequent conversions. See the Alerts and Limits Theory section for more details. CHANNEL SEQUENCE REGISTER (0x08) The channel sequence register is an 8-bit read/write register that allows the user to sequence the ADC conversions to be performed in autocycle mode. Table 22 shows the content of the channel sequence register. See the Modes of Operation section for more information. Table 19. Alert Status Register A Alert Bit Function D7 VIN3 high alert D6 VIN3 low alert D5 VIN2 high alert D4 VIN2 low alert D3 VIN1 high alert D2 VIN1 low alert D1 VIN0 high alert D0 VIN0 low alert Table 20. Alert Status Register B Alert Bit Function D7 Reserved D6 Reserved D5 ISENSE2 overrange D4 ISENSE1 overrange D3 ISENSE2 high alert D2 ISENSE2 low alert D1 ISENSE1 high alert D0 ISENSE1 low alert D5 TSENSEINT high alert D4 TSENSEINT low alert D3 TSENSE2 high alert D2 TSENSE2 low alert D1 TSENSE1 high alert D0 TSENSE1 low alert D5 ISENSE2 D4 ISENSE1 D3 VIN3 D2 VIN2 D1 VIN1 D0 VIN0 Table 21. Alert Status Register C Alert Bit Function D7 Open-diode flag D6 Overtemp alert Table 22. Channel Sequence Register Channel Bit Function D7 Reserved D6 Reserved Rev. I | Page 30 of 47 Data Sheet AD7294 CONFIGURATION REGISTER (0x09) The configuration register is a 16-bit read/write register that sets the operating modes of the AD7294. The bit functions of the configuration register are outlined in Table 23 and Table 24. On power-up, the configuration register is reset to 0x0000. Sample Delay and Bit Trial Delay It is recommended that no I2C bus activity occur when a conversion is taking place; however, this may not be possible, for example, when operating in autocycle mode. Bit D14 and Bit D13 in the configuration register are used to delay critical sample intervals and bit trials from occurring while there is activity on the I2C bus. On power-up, Bit D14 (noise-delayed sampling), Bit D13 (noise-delayed bit trials), and Bit D3 (I2C filters) are enabled (set to 0). This configuration is appropriate for low frequency applications because the bit trials are prevented from occurring when there is activity on the I2C bus, thus ensuring Table 23. Configuration Register Bit Function Description D15 to D8 Channel Bit Function D15 Reserved Setting D14 Noise-delayed sampling. Use to delay critical sample intervals from occurring when there is activity on the I2C bus. Enabled = 0 Disabled = 1 good dc linearity performance. For high frequency input signals, it may be desirable to have a known sampling point, thus the noise-delayed sampling can be disabled by writing a 1 to Bit D14 in the configuration register. This ensures that the sampling instance is fixed relative to SDA, resulting in improved SNR performance. If noise-delay samplings extend longer than 1 µs, the current conversion terminates. This termination can occur if there are edges on SDA that are outside the I2C specification. When noisedelayed sampling is enabled, the rise and fall times must meet the I2C-specified standard. When D13 is enabled, the conversion time may vary. The default configuration for Bit D3 (enabled) is recommended for normal operation because it ensures that the I2C requirements for tOf (minimum) and tSP are met. The I2C filters reject glitches shorter than 50 ns. If this function is disabled, the conversion results are more susceptible to noise from the I2C bus. D13 Noise-delayed bit trials. Use to delay critical bit trials from occurring when there is activity on the I2C bus. D12 Autocycle mode D11 Pseudo differential mode for VIN3/VIN4 D10 Pseudo differential mode for VIN1/VIN2 D9 Differential mode for VIN3/VIN4 D8 Differential mode for VIN1/VIN2 Enabled = 0 Disabled = 1 Enabled = 1 Disabled = 0 Enabled = 1 Disabled = 0 Enabled = 1 Disabled = 0 Enabled = 1 Disabled = 0 Enabled = 1 Disabled = 0 Table 24. Configuration Register Bit Function Description D7 to D0 Channel Bit Function Setting D7 2VREF range for VIN4 D6 2VREF range for VIN3 D5 2VREF range for VIN2 D4 2VREF range for VIN1 D3 I2C filters D2 ALERT pin D1 BUSY pin (D2 = 0), clear alerts (D2 = 1) Enabled = 1 Disabled = 0 Enabled = 1 Disabled = 0 Enabled = 1 Disabled = 0 Enabled = 1 Disabled = 0 Enabled = 0 Disabled = 1 Enabled D2 = 1 D1 = 0 Disabled D2 = 0 Enabled D1 = 1 + D0 = 0 Disabled D1 = 0 D0 Select ALERT pin polarity (active high/ active low) Active high = 1 Active low = 0 Table 25. Alert/Busy Function Description D2 0 0 1 1 D1 0 1 0 1 ALERT/BUSY Pin Functions Pin does not provide any interrupt signal. Configures pin as a busy output. Configures pin as an alert output. Resets the ALERT/BUSY output pin, the alert_flag bit in the conversion result register, and the entire alert status register (if any is active). 1,1 is written to Bits[D2:D1] in the configuration register to reset the ALERT/BUSY pin, the alert_flag bit, and the alert status register. Following this write, the contents of the configuration register read 1, 0 for Bit D2 and Bit D1, respectively, if read back. Table 26. ADC Input Mode Example D11 0 0 0 D10 0 0 1 D9 0 0 0 D8 0 1 1 Description All channels single-ended Differential mode on VIN1/VIN2 Pseudo differential mode on VIN1/VIN2 Rev. I | Page 31 of 47 AD7294 Data Sheet POWER-DOWN REGISTER (0x0A) The power-down register is an 8-bit read/write register that powers down various sections on the AD7294 device. On power-up, the default value for the power-down register is 0x30. The content of the power-down register is provided in Table 27. Table 27. Power-Down Register Description Bit D7 D6 D5 D4 D3 D2 D1 D0 Function Power down the full chip Reserved Power down the ADC reference buffer (to allow external reference, 1 at power-up) Power down the DAC reference buffer (to allow external reference, 1 at power-up) Power down the temperature sensor Power down ISENSE1 Power down ISENSE2 DAC outputs set to high impedance (set automatically if die temperature >150°C) Table 28. Default Values for DATAHIGH and DATALOW Registers ADC Channel VIN0 VIN1 VIN2 VIN3 ISENSE1 ISENSE2 TSENSE1 TSENSE2 TSENSEINT Single-Ended DATALOW DATAHIGH 000 FFF 000 FFF 000 FFF 000 FFF N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A Differential DATALOW DATAHIGH 800 7FF 800 7FF 800 7FF 800 7FF 800 7FF 800 7FF 400 3FF 400 3FF 400 3FF Table 29. AD7294 DATAHIGH/LOW Register (First Read/Write) MSB D15 Alert_Flag In normal operation, the two MSBs of the I2C slave address are set to 11 by an internal ROM. However, in full power-down mode (power down by setting Bit D7 = 1), this ROM is switched off and the slave address MSBs become 00. Therefore, to exit the full-power-down state, it is necessary to write to the AD7294 using this modified slave address. After writing 0 to power down Bit D7, the slave address MSBs return to their original 11 value. DATAHIGH/DATALOW REGISTERS: 0x0B, 0x0C (VIN0); 0x0E, 0x0F (VIN1); 0x11, 0x12 (VIN2); 0x14, 0x15 (VIN3) The DATAHIGH and DATALOW registers for a channel are 16-bit, read/write registers (see Table 29 and Table 30). General alert is flagged by the MSB, D15. D14 to D12 are not used in the register and are set to 0s. The remaining 12 bits set the high and low limits for the relevant channel. For single-ended mode, the default values for VIN0 to VIN3, are 000 and FFF in binary format. For differential mode on VIN0 to VIN3, the default values for DATAHIGH and DATALOW are 7FF and 800, twos complement format. Note that if the device is configured in either single-ended or differential mode and the mode is changed, the user must reprogram the limits in the DATAHIGH and DATALOW registers. D14 0 D13 0 D12 0 D11 B11 D10 B10 D9 B9 LSB D8 B8 Table 30. AD7294 DATAHIGH/LOW Register (Second Read/Write) MSB D7 B7 D6 B6 D5 B5 D4 B4 D3 B3 D2 B2 D1 B1 LSB D0 B0 HYSTERESIS REGISTERS: 0X0D (VIN0), 0X10 (VIN1), 0X13 (VIN2), 0X16 (VIN3) Each hysteresis register is a 16-bit read/write register wherein only the 12 LSBs of the register are used; the MSB signals the alert event. If FFF is written to the hysteresis register, the hysteresis register enters the minimum/maximum mode, see the Alerts and Limits Theory section for further details. Table 31. Hysteresis Register (First Read/Write) MSB D15 Alert_Flag D14 0 D13 0 D12 0 D11 B11 D10 B10 D9 B9 LSB D8 B8 Table 32. Hysteresis Register (Second Read/Write) MSB D7 B7 Channel 7 to Channel 9 (TSENSE1, TSENSE2, and TSENSEINT) default to 3FF and 400 for the DATAHIGH and DATALOW limits because they are in twos complement 11-bit format. Rev. I | Page 32 of 47 D6 B6 D5 B5 D4 B4 D3 B3 D2 B2 D1 B1 LSB D0 B0 Data Sheet AD7294 TSENSE OFFSET REGISTERS (0x26 AND 0x27) The AD7294 has temperature offset, 8-bit twos complement registers for both Remote Channel TSENSE1 and Remote Channel TSENSE2. It allows the user to add or subtract an offset to the temperature. The offset registers for TSENSE1 and TSENSE2 are 8-bit read/write registers that store data in a twos complement format. This data is subtracted from the temperature readings taken by TSENSE1 and TSENSE2 temperature sensors. The offset is implemented before the values are stored in the TSENSE result register. The offset registers can be used to compensate for transistors with different ideality factors because the TSENSE results are based on the 2N3906 transistor ideality factor. Different transistors with different ideality factors result in different offsets within the region of interest, which can be compensated for by using this register. Table 33. TSENSE Offset Data Format Input Value (°C) Rev. I | Page 33 of 47 MSB D7 −32 D6 +16 D5 +8 D4 +4 D3 +2 D2 +1 D1 +0.5 LSB D0 +0.25 AD7294 Data Sheet I2C INTERFACE GENERAL I2C TIMING communication with a single slave device for the duration of the transaction. Figure 50 shows the timing diagram for general read and write operations using an I2C-compliant interface. The transaction can be used either to write to a slave device (data direction bit = 0) or to read data from it (data direction bit = 1). In the case of a read transaction, it is often necessary first to write to the slave device (in a separate write transaction) to tell it from which register to read. Reading and writing cannot be combined in one transaction. 2 The I C bus uses open-drain drivers; therefore, when no device is driving the bus, both SCL and SDA are high. This is known as idle state. When the bus is idle, the master initiates a data transfer by establishing a start condition, defined as a high-to-low transition on the serial data line (SDA) while the serial clock line (SCL) remains high. This indicates that a data stream follows. The master device is responsible for generating the clock. When the transaction is complete, the master can keep control of the bus, initiating a new transaction by generating another start bit (high-to-low transition on SDA while SCL is high). This is known as a repeated start (Sr). Alternatively, the bus can be relinquished by releasing the SCL line followed by the SDA line. This low-to-high transition on SDA while SCL is high is known as a stop bit (P), and it leaves the I2C bus in its idle state (no current is consumed by the bus). Data is sent over the serial bus in groups of nine bits—eight bits of data from the transmitter followed by an acknowledge bit (ACK) from the receiver. Data transitions on the SDA line must occur during the low period of the clock signal and remain stable during the high period. The receiver should pull the SDA line low during the acknowledge bit to signal that the preceding byte has been received correctly. If this is not the case, cancel the transaction. The example in Figure 50 shows a simple write transaction with an AD7294 as the slave device. In this example, the AD7294 register pointer is being set up ready for a future read transaction. The first byte that the master sends must consist of a 7-bit slave address, followed by a data direction bit. Each device on the bus has a unique slave address; therefore, the first byte sets up SCL A6 START COND BY MASTER A5 A4 A3 A2 A1 A0 SLAVE ADDRESS BYTE R/W P7 P6 P5 ACK. BY AD7294 USER PROGRAMMABLE 5 LSBs Figure 50. General I2C Timing Rev. I | Page 34 of 47 P4 P3 P2 REGISTER ADDRESS P1 P0 ACK. BY AD7294 STOP BY MASTER 05747-040 SDA Data Sheet AD7294 SERIAL BUS ADDRESS BYTE INTERFACE PROTOCOL The first byte the user writes to the device is the slave address byte. Similar to all I2C-compatible devices, the AD7294 has a 7-bit serial address. The 5 LSBs are user-programmable by the 3 three-state input pins, as shown in Table 34. The AD7294 uses the following I2C protocols. In Table 34, H means tie the pin to VDRIVE, L means tie the pin to DGND, and NC refers to a pin left floating. Note that in this final case, the stray capacitance on the pin must be less than 30 pF to allow correct detection of the floating state; therefore, any PCB trace must be kept as short as possible. Table 34. Slave Address Control Using Three-State Input Pins AS2 L L L L L L L L L H H H H H H H H H NC NC NC NC NC NC NC NC NC AS1 L L L H H H NC NC NC L L L H H H NC NC NC L L L H H H NC NC NC AS0 L H NC L H NC L H NC L H NC L H NC L H NC L H NC L H NC L H NC Slave Address (A6 to A0) 0x61 0x62 0x63 0x64 0x65 0x66 0x67 0x68 0x69 0x6A 0x6B 0x6C 0x6D 0x6E 0x6F 0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A 0x7B Writing a Single Byte of Data to an 8-Bit Register The alert registers (0x05, 0x06, 0x07), power-down register (0x0A), channel sequence register (0x08), temperature offset registers (0x26, 0x27), and the command register (0x00) are 8-bit registers; therefore, only one byte of data can be written to each. In this operation, the master device sends a byte of data to the slave device (see Figure 51). To write data to the register, the command sequence is as follows: 1. 2. 3. 4. 5. 6. 7. 8. Rev. I | Page 35 of 47 The master device asserts a start condition. The master sends the 7-bit slave address followed by a zero for the direction bit, indicating a write operation. The addressed slave device asserts an acknowledge on SDA. The master sends a register address. The slave asserts an acknowledge on SDA. The master sends a data byte. The slave asserts an acknowledge on SDA. The master asserts a stop condition to end the transaction. AD7294 Data Sheet 9 1 1 9 SCL A6 A5 A4 A3 A2 A1 A0 P7 R/W P6 P5 P4 P3 P2 P1 P0 ACK. BY AD7294 ACK. BY AD7294 START BY MASTER FRAME 2 ADDRESS POINTER REGISTER BYTE FRAME 1 SLAVE ADDRESS BYTE 9 1 SCL (CONTINUED) SDA (CONTINUED) D7 D6 D5 D4 D3 D2 D1 D0 ACK. BY STOP BY AD7294 MASTER FRAME 3 DATA BYTE S SLAVE ADDRESS 0 A REG POINTER FROM MASTER TO SLAVE FROM SLAVE TO MASTER A DATA A S = START CONDITION SR = REPEATED START P = STOP CONDITION A = ACKNOWLEDGE A = NOT ACKNOWLEDGE Figure 51. Single Byte Write Sequence Rev. I | Page 36 of 47 P 05747-061 SDA Data Sheet AD7294 Writing Two Bytes of Data to a 16-Bit Register Writing to Multiple Registers The limit and hysteresis registers (0x0B to 0x25), the result registers (0x01 to 0x04), and the configuration register (0x09) are 16-bit registers; therefore, two bytes of data are required to write a value to any one of these registers. Writing two bytes of data to one of these registers consists of the following sequence: Writing to multiple address registers consists of the following: 1. The master device asserts a start condition on SDA. 2. The master sends the 7-bit slave address followed by the write bit (low). 3. The addressed slave device (AD7294) asserts an acknowledge on SDA. 4. The master sends a register address, for example the Alert Status Register A register address. The slave asserts an acknowledge on SDA. 5. The master sends the data byte. 6. The slave asserts an acknowledge on SDA. 7. The master sends a second register address, for example the configuration register. The slave asserts an acknowledge on SDA. 8. The master sends the first data byte. 9. The slave asserts an acknowledge on SDA. 10. The master sends the second data byte. 11. The slave asserts an acknowledge on SDA. 12. The master asserts a stop condition on SDA to end the transaction. The previous examples detail writing to two registers only (the Alert Status Register A and the configuration register). However, the AD7294 can read from multiple registers in one write operation as shown in Figure 53. 5. 6. 7. 8. 9. S SLAVE ADDRESS FROM MASTER TO SLAVE FROM SLAVE TO MASTER 0 A REG POINTER A DATA<15:8> A S = START CONDITION SR = REPEATED START P = STOP CONDITION A = ACKNOWLEDGE A = NOT ACKNOWLEDGE DATA<7:0> A P Figure 52. Writing Two Bytes of Data to a 16-Bit Register S ... SLAVE ADDRESS DATA<15:8> A FROM MASTER TO SLAVE FROM SLAVE TO MASTER 0 A DATA<7:0> POINT TO PD REG (0x0A) A A DATA<7:0> A POINT TO CONFIG REG (0x09) A ... P S = START CONDITION SR = REPEATED START P = STOP CONDITION A = ACKNOWLEDGE A = NOT ACKNOWLEDGE 05747-054 3. 4. The master device asserts a start condition on SDA. The master sends the 7-bit slave address followed by the write bit (low). The addressed slave device asserts an acknowledge on SDA. The master sends a register address. The slave asserts an acknowledge on SDA. The master sends the first data byte (most significant). The slave asserts an acknowledge on SDA. The master sends the second data byte (least significant). The slave asserts an acknowledge on SDA. The master asserts a stop condition on SDA to end the transaction. 05747-059 1. 2. Figure 53. Writing to Multiple Registers Rev. I | Page 37 of 47 AD7294 Data Sheet Reading Data from an 8-Bit Register Reading Two Bytes of Data from a 16-Bit Register Reading the contents from any of the 8-bit registers is a single byte read operation, as shown in Figure 55. In this protocol, the first part of the transaction writes to the register pointer. When the register address has been set up, any number of reads can be performed from that particular register without having to write to the address pointer register again. When the required number of reads is completed, the master should not acknowledge the final byte. This tells the slave to stop transmitting, allowing a stop condition to be asserted by the master. Further reads from this register can be performed in a future transaction without having to rewrite to the register pointer. In this example, the master device reads three lots of two-byte data from a slave device, but as many lots consisting of twobytes can be read as required. This protocol assumes that the particular register address has been set up by a single byte write operation to the address pointer register (see the previous read example). If a read from a different address is required, the relevant register address has to be written to the address pointer register, and again, any number of reads from this register can then be performed. In the next example, the master device receives two bytes from a slave device as follows: 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. 15. 4. 5. 6. 7. 8. The master device asserts a start condition on SDA. The master sends the 7-bit slave address followed by the read bit (high). The addressed slave device asserts an acknowledge on SDA. The master receives a data byte. The master asserts an acknowledge on SDA. The master receives another 8-bit data byte. The master asserts a no acknowledge (NACK) on SDA to inform the slave that the data transfer is complete. The master asserts a stop condition on SDA, and the transaction ends. SLAVE ADDRESS S ... DATA<15:8> 1 A FROM MASTER TO SLAVE A DATA<7:0> A DATA<15:8> DATA<7:0> A 16. A DATA<7:0> A DATA<15:8> ... A P S = START CONDITION SR = REPEATED START P = STOP CONDITION A = ACKNOWLEDGE A = NOT ACKNOWLEDGE FROM SLAVE TO MASTER 05747-060 3. 3. The master device asserts a start condition on SDA. The master sends the 7-bit slave address followed by the read bit (high). The addressed slave device asserts an acknowledge on SDA. The master receives a data byte. The master asserts an acknowledge on SDA. The master receives a second data byte. The master asserts an acknowledge on SDA. The master receives a data byte. The master asserts an acknowledge on SDA. The master receives a second data byte. The master asserts an acknowledge on SDA. The master receives a data byte. The master asserts an acknowledge on SDA. The master receives a second data byte. The master asserts a no acknowledge on SDA to notify the slave that the data transfer is complete. The master asserts a stop condition on SDA to end the transaction. Figure 54. Reading Three Lots of Two Bytes of Data from the Conversion Result Register S ... SLAVE ADDRESS DATA<7:0> A FROM MASTER TO SLAVE FROM SLAVE TO MASTER 0 A REG POINTER A SR SLAVE ADDRESS 1 A DATA<7:0> A ... P S = START CONDITION SR = REPEATED START P = STOP CONDITION A = ACKNOWLEDGE A = NOT ACKNOWLEDGE 05747-055 1. 2. 1. 2. Figure 55. Reading Two Single Bytes of Data from a Selected Register Rev. I | Page 38 of 47 Data Sheet AD7294 MODES OF OPERATION There are two different methods of initiating a conversion on the AD7294: command mode and autocycle mode. 3. COMMAND MODE 4. In command mode, the AD7294 ADC converts on-demand on either a single channel or a sequence of channels. To enter this mode, the required combination of channels is written into the command register (0x00). The first conversion takes place at the end of this write operation, in time for the result to be read out in the next read operation. While this result is being read out, the next conversion in the sequence takes place, and so on. 5. 6. 7. 8. 9. 10. To exit the command mode, the master should not acknowledge the final byte of data. This stops the AD7294 transmitting, allowing the master to assert a stop condition on the bus. It is therefore important that, after writing to the command register, a repeated start (Sr) signal be used rather than a stop (P) followed by a start (S) when switching to read mode; otherwise, the command mode exits after the first conversion. 11. After writing to the command register, the register pointer is returned to its previous value. If a new pointer value is required (typically the ADC Result Register 0x01), it can be written immediately following the command byte. This extra write operation does not affect the conversion sequence because the second conversion triggers only at the start of the first read operation. 12. 13. 14. The maximum throughput that can be achieved using this mode with a 400 kHz I2C clock is (400 kHz/18) = 22.2 kSPS. Figure 56 shows the command mode converting on a sequence of channels including VIN0, VIN1, and ISENSE1. The AD7294 automatically exits command mode if no read occurs in a 5 ms period. To change the conversion sequence, rewrite a new sequence to the command mode. The master device asserts a start condition on SDA. The master sends the 7-bit slave address followed by the write bit (low). * S ... ... A A POINT TO COMMAND REG (0x00) COMMAND = 0x13 A * POINT TO RESULT REG (0x01) A SR SLAVE ADDRESS 1 A ALERT? CH ID (000) * VIN0<7:0> ... * ALERT? ... 0 SLAVE ADDRESS VIN0<7:0> A ALERT? VIN1<11:8> CH ID (001) VIN1<7:0> A A VIN0<11:8> ... * CH ID (100) A ISENSE 1<11:8> ........ A ISENSE 1<7:0> ISENSE 1<7:0> A A P ALERT? CH ID (000) FROM MASTER TO SLAVE FROM SLAVE TO MASTER * = POSITION OF A CONVERSION START Figure 56. Command Mode Operation Rev. I | Page 39 of 47 ... A VIN0<11:8> A ... S = START CONDITION SR = REPEATED START P = STOP CONDITION A = ACKNOWLEDGE A = NOT ACKNOWLEDGE 05747-056 1. 2. The addressed slave device (AD7294) asserts an acknowledge on SDA. The master sends the Command Register Address 0x00. The slave asserts an acknowledge on SDA. The master sends the Data Byte 0x13, which selects the VIN0, VIN1, and ISENSE1 channels. The slave asserts an acknowledge on SDA. The master sends the result register address (0x01). The slave asserts an acknowledge on SDA. The master sends the 7-bit slave address followed by the write bit (high). The slave (AD7294) asserts an acknowledge on SDA. The master receives a data byte, which contains the alert_flag bit, the channel ID bits, and the four MSBs of the converted result for Channel VIN0. The master then asserts an acknowledge on SDA. The master receives the second data byte, which contains the eight LSBs of the converted result for Channel VIN0. The master then asserts on acknowledge on SDA. Point 10 and Point 11 repeat for Channel VIN1 and Channel ISENSE1. Once the master has received the results from all the selected channels, the slave again converts and outputs the result for the first channel in the selected sequence. Point 10 to Point 12 are repeated. The master asserts a no acknowledge on SDA and a stop condition on SDA to end the conversion and exit command mode. AD7294 Data Sheet AUTOCYCLE MODE The AD7294 can be configured to convert continuously on a programmable sequence of channels making it the ideal mode of operation for system monitoring. These conversions take place in the background approximately every 50 µs, and are transparent to the master. Typically, this mode is used to automatically monitor a selection of channels with either the limit registers programmed to signal an out-of-range condition via the alert function or the minimum/maximum recorders tracking the variation over time of a particular channel. Reads and writes can be performed at any time (the ADC Result Register 0x01 contains the most recent conversion result). On power up, this mode is disabled. To enable this mode, write to Bit D12 in the configuration register (0x09) and select the desired channels for conversion in the channel sequence register (0x08). If a command mode conversion is required while the autocycle mode is active, it is necessary to disable the autocycle mode before proceeding to the command mode. This is achieved either by clearing Bit D12 of the configuration register or by writing 0x00 to the channel sequence register. When the command mode conversion is complete, the user must exit command mode by issuing a stop condition before reenabling autocycle mode. When switching out of autocycle mode to command mode, the temperature sensor must be given sufficient time to settle and complete a new temperature integration cycle. Therefore, temperature sensor conversions performed within the first 500 ms after switching from autocycle mode to command mode may result in false temperature high and low alarms being triggered. It is recommended to disable temperature sensor alarms for the first 500 ms after mode switching by writing 0x400 to the DATALOW TSENSEx register and 0x3FF to the DATAHIGH register TSENSEx. The temperature sensor alerts should be reconfigured to the desired alarm level once the 500 ms has elapsed. Alternatively, temperature alerts triggered during the first 500 ms after mode switching should be ignored. Rev. I | Page 40 of 47 Data Sheet AD7294 ALERTS AND LIMITS THEORY ALERT_FLAG BIT The alert_flag bit indicates whether the conversion result being read or any other channel result has violated the limit registers associated with it. If an alert occurs and the alert_flag bit is set, the master can read the alert status register to obtain more information on where the alert occurred. ALERT STATUS REGISTERS The alert status registers are 8-bit read/write registers that provide information on an alert event. If a conversion results in activation of the ALERT/BUSY pin or the alert_flag bit in the result register or TSENSE registers, the alert status register can be read to get more information (see Figure 57 for the alert register structure). VIN3 HIGH ALERT VIN3 LOW ALERT VIN2 HIGH ALERT VIN2 LOW ALERT VIN1 HIGH ALERT VIN1 LOW ALERT VIN0 HIGH ALERT VIN0 LOW ALERT D7 D6 D5 D4 D3 D2 D1 D0 RESERVED RESERVED ISENSE 2 OVERRANGE* ISENSE 1 OVERRANGE* ISENSE 2 HIGH ALERT ISENSE 2 LOW ALERT ISENSE 1 HIGH ALERT ISENSE 1 LOW ALERT D7 D6 D5 D4 D3 D2 D1 D0 ALERT REGISTER B OPEN DIODE FLAG* OVER TEMP ALERT* TSENSE INT HIGH ALERT TSENSE INT LOW ALERT TSENSE 2 HIGH ALERT TSENSE 2 LOW ALERT TSENSE 1 HIGH ALERT TSENSE 1 LOW ALERT D7 D6 D5 D4 D3 D2 D1 D0 ALERT REGISTER C ALERT REGISTER A OR ALERT FLAG ALERT/BUSY Internal circuitry in the AD7294 can alert if either the D1± or the D2± input pins for the external temperature sensor are open circuit. The most significant bit of Register C (see Table 21) alerts the user when an open diode flag occurs on the external temperature sensors. If the internal temperature sensor detects an AD7294 die temperature greater than 150°C, the overtemperature alert bit, Bit D6 in Register C, is set and the DAC outputs are set to a high impedance sate. The remaining six bits in Register 6 store alert event data for TSENSE1, TSENSE2, and TSENSEINT with two status bits per channel, one corresponding to each of the DATAHIGH and DATALOW limits. To clear the full content of any one of the alert registers, write a code of FF (all ones) to the relevant registers. Alternatively, the user can write to the respective alert bit in the selected alert register to clear the alert associated with that bit. The entire contents of all the alert status registers can be cleared by writing a 1 to Bit D1 and Bit D2 in the configuration register, as shown in Table 24. However, this operation then enables the ALERT/ BUSY pin for subsequent conversions. DATAHIGH AND DATALOW MONITORING FEATURES CONFIGURATION REGISTER D2 = 1, D1 = 0 The AD7294 signals an alert (in either hardware via the ALERT/BUSY pin, software via the alert_flag bit, or both, depending on the configuration) if the result moves outside the upper or lower limit set by the user. 05747-057 * THESE BITS ARE ALWAYS ACTIVE, ALL OTHER BITS CAN BE PROGRAMMED TO BE ACTIVE OR NOT AS REQUIRED. the ISENSE1 OVERRANGE and ISENSE2 OVERRANGE of VREF/10.41. During power-up, it is possible for the fault outputs to be triggered, depending on which supply comes up first. Clearing these bits as part of the initialization routine is recommended on power-up by writing a 1 to both D4 and D5. Figure 57. Alert Register Structure Register A (see Table 19) consists of four channels with two status bits per channel, one corresponding to each of the DATAHIGH and DATALOW limits. It stores the alert event data for VIN3 to VIN0, which are the standard voltage inputs. When the content of this register is read, any bit with a status of 1 indicates a violation of its associated limit; that is, it identifies the channel and whether the violation occurred on the upper or lower limit. If a second alert event occurs on another channel before the content of the alert register has been read, the bit corresponding to the second alert event is also set. Register B (see Table 20) consists of three channels also with two status bits per channel, representing the specified DATAHIGH and DATALOW limits. Bits[D3:D0] correspond to the high and low limit alerts for the current sense inputs. Bit D4 and Bit D5 represent The DATAHIGH register stores the upper limit that activates the ALERT/BUSY output pin and/or the alert_flag bit in the conversion result register. If the conversion result is greater than the value in the DATAHIGH register, an alert occurs. The DATALOW register stores the lower limit that activates the ALERT/BUSY output pin and/or the alert_flag bit in the conversion result register. If the conversion result is less than the value in the DATALOW register, an alert occurs. An alert associated with either the DATAHIGH or DATALOW register is cleared automatically once the monitored signal is back in range; that is, the conversion result is between the limits. The content of the alert register is updated after each conversion. A conversion is performed every 50 µs in autocycle mode, so the content of the alert register may change every 50 µs. If the ALERT pin signals an alert event and the content of the alert register is not read before the next conversion is complete, the content of the register may be changed if the signal being monitored returns between the prespecified limits. In these circumstances, the ALERT pin no longer signals the occurrence of an alert event. Rev. I | Page 41 of 47 AD7294 Data Sheet The hysteresis register can be used to avoid flicker on the ALERT/ BUSY pin. If the hysteresis function is enabled, the conversion result must return to a value of at least N LSB below the DATAHIGH register value, or N LSB above the DATALOW register value for the ALERT/BUSY output pin and alert_flag bit to be reset. The value of N is taken from the 12-bit hysteresis register associated with that channel. By setting the hysteresis register to a code close to the maximum output code for the ADC, that is, 0x77D, DATAHIGH or DATALOW alerts do not clear automatically by the AD7294. Bit D11 of the TSENSE DATAHIGH or DATALOW limit registers is the diode open-circuit flag. If this bit is set to 0, it indicates the presence of an open circuit between the Dx+ and Dx− pins. An alert triggered on either ISENSE OVERRANGE pin remains until it is cleared by the user writing to the alert register. The contents of the DATAHIGH and DATALOW registers are reset to their default values on power-up (see Table 28). HYSTERESIS The hysteresis value determines the reset point for the ALERT/ BUSY pin and/or alert_flag bit if a violation of the limits occurs. The hysteresis register stores the hysteresis value, N, when using the limit registers. Each pair of limit registers has a dedicated hysteresis register. For example, if a hysteresis value of 8 LSBs is required on the upper and lower limits of VIN0, the 16-bit word 0000 0000 0000 1000 should be written to the hysteresis register of VIN0 (see Table 9). On power-up, the hysteresis registers contain a value of 8 LSBs for nontemperature result registers and 8°C, or 32 LSBs, for the TSENSE registers. If a different hysteresis value is required, that value must be written to the hysteresis register for the channel in question. The advantage of having hysteresis registers associated with each of the limit registers is that it prevents chatter on the alert bits associated with each ADC channel. Figure 58 shows the limit checking operation. Using the Limit Registers to Store Minimum/Maximum Conversion Results If FFF is written to the hysteresis register for a particular channel, the DATAHIGH and DATALOW registers for that channel no longer act as limit registers as previously described, but act as storage registers for the maximum and minimum conversion results. This function is useful when an alert signal is not required in an application, but it is still required to monitor the minimum and maximum conversion values over time. Note that on power-up, the contents of the DATAHIGH register for each channel are set to maximum code, whereas the contents of the DATALOW registers are set to minimum code by default. HIGH LIMIT HIGH LIMIT – HYSTERESIS INPUT SIGNAL LOW LIMIT + HYSTERESIS LOW LIMIT TIME Figure 58. Limit Checking Rev. I | Page 42 of 47 05747-067 ALERT SIGNAL Data Sheet AD7294 APPLICATIONS INFORMATION bringing considerable board area savings over alternative solutions. The AD7294 contains all the functions required for generalpurpose monitoring and control of current, voltage, and temperature. With its 59.4 V maximum common-mode range, the device is useful in industrial and automotive applications where current sensing in the presence of a high common-mode voltage is required. For example, the device is ideally suited for monitoring and controlling a power amplifier in a cellular base station. The circuit in Figure 59 is a typical system connection diagram for the AD7294. The device monitors and controls the overall performance of two final stage amplifiers. The gain control and phase adjustment of the driver stage are incorporated in the application and are carried out by the two available uncommitted outputs of the AD7294. Both high-side current senses measure the amount of current on the respective final stage amplifiers. The comparator outputs, ISENSE1 OVERRANGE and ISENSE2 OVERRANGE pins, are the controlling signals for switches on the RF inputs of the LDMOS power FETs. If the high-side current sense reads a value above a specified limit compared with the setpoint, the RF IN signal is switched off by the comparator. BASE STATION POWER AMPLIFIER MONITOR AND CONTROL The AD7294 is used in a power amplifier signal chain to achieve the optimal bias condition for the LDMOS transistor. The main factors influencing the bias conditions are temperature, supply voltage, gate voltage drift, and general processing parameters. The overall performance of a power amplifier configuration is determined by the inherent tradeoffs required in efficiency, gain, and linearity. The high level of integration offered by the AD7294 allows the use of a single chip to dynamically control the drain bias current to maintain a constant value over temperature and time, thus significantly improving the overall performance of the power amplifier. The AD7294 incorporates the functionality of eight discrete components By measuring the transmitted power (Tx) and the received power (Rx), the device can dynamically change the drivers and PA signal to optimize performance. This application requires a logarithmic detector/controller, such as Analog Devices AD8317 or AD8362. RSENSE VDD RSENSE RS2(–) RS1(–) RS1(+) ISENSE 2 OVERRANGE ISENSE 1 OVERRANGE REF Rx POWER Rx POWER MONITOR REF RS2(–) HIGH SIDE CURRENT SENSE AD7294* 12-BIT DAC SET-POINT 240mV RF OUT VOUTA FILTER RF OUT VIN0 VIN1 LDMOS RF IN MUX 12-BIT ADC VIN2 VIN3 D1+ D2+ T1 RF IN T2 TEMP SENSOR D2– 12-BIT DAC VOUTB 12-BIT DAC VOUTC GAIN CONTROL VOUTD GAIN CONTROL 12-BIT DAC FILTER LDMOS D1– *ADDITIONAL PINS OMITTED FOR CLARITY. Figure 59. Typical HPA Monitor and Control Application Rev. I | Page 43 of 47 05747-036 Tx POWER MONITOR Tx POWER RF CHOKE RS2(+) COMPARATORS AND REGISTERS RF CUTOFF HIGH SIDE CURRENT SENSE RF CHOKE AD7294 Data Sheet feedback loop that tracks the output of the AD8362 and adjusts the VSET input of the AD8362 accordingly. GAIN CONTROL OF POWER AMPLIFIER In gain control mode, a setpoint voltage, proportional in dB to the desired output power, is applied to a power detector such as the AD8362. A sample of the output power from the power amplifier (PA), through a directional coupler and attenuator (or by other means), is fed to the input of the AD8362. The VOUT is connected to the gain control terminal of the PA, see Figure 60. Based on the defined relationship between VOUT and the RF input signal, the AD8362 adjusts the voltage on VOUT (VOUT is now an error amplifier output) until the level at the RF input corresponds to the applied VSET. The AD7294 completes a VOUT of the AD8362 is applied to the gain control terminal of the power amplifier. For this output power control loop to be stable, a ground referenced capacitor must be connected to the CLPF pin. This capacitor integrates the error signal (which is actually a current) that is present when the loop is not balanced. In a system where a variable gain amplifier (VGA) or variable voltage attenuator (VVA) feeds the power amp, only one AD8362 is required. In such a case, the gain on one of the devices (VVA, PA) is fixed and VOUT feeds the control input of the other. ENVELOPE OF TRANSMITTED SIGNAL POWER AMPLIFIER RF IN DIRECTIONAL COUPLER ATTENUATOR C5 1nF T2 AD7294 C7 0.1nF AD8362 INHI VOUT INLO VSET VIN 1:4 CLPF Figure 60. Setpoint Controller Operation Rev. I | Page 44 of 47 VOUT 05747-037 C6 0.1nF Data Sheet AD7294 LAYOUT AND CONFIGURATION POWER SUPPLY BYPASSING AND GROUNDING Take the following precautions: For optimum performance, carefully consider the power supply and ground return layout on any PCB where the AD7294 is used. The PCB containing the AD7294 should have separate analog and digital sections, each having its own area of the board. The AD7294 should be located in the analog section on any PCB. • The power supply line should have as large a trace as possible to provide a low impedance path and reduce glitch effects on the supply line. Shield clocks and other components with fast switching digital signals from other parts of the board by a digital ground. Avoid crossover of digital and analog signals, if possible. When traces cross on opposite sides of the board, ensure that they run at right angles to each other to reduce feedthrough effects on the board. The best board layout technique is the microstrip technique where the component side of the board is dedicated to the ground plane only and the signal traces are placed on the solder side; however, this is not always possible with a 2-layer board. Layout Considerations for External Temperature Sensors Power amplifier boards can be electrically noisy environments. Take care to protect the analog inputs from noise, particularly when measuring the very small voltages from a remote diode sensor. • AGND 0.25mm 0.25mm D1+ 0.25mm 0.25mm 0.25mm D1– 0.25mm AGND 0.25mm 05747-049 Decouple the power supply to the AD7294 to ground with 10 µF and 0.1 µF capacitors. Place the capacitors as physically close as possible to the device, with the 0.1 µF capacitor ideally right up against the device. It is important that the 0.1 µF capacitor have low effective series resistance (ESR) and low effective series inductance (ESL); common ceramic types of capacitors are suitable. The 0.1 µF capacitor provides a low impedance path to ground for high frequencies caused by transient currents due to internal logic switching. The 10 µF capacitors are the tantalum bead type. • Place the remote sensing diode as close as possible to the AD7294. If the worst noise sources are avoided, this distance can be 4 inches to 8 inches. Route the D+ and D− tracks close together, in parallel, with grounded guard tracks on each side. Provide a ground plane under the tracks, if possible. Use wide tracks to minimize inductance and reduce noise pickup. A 10 mil track minimum width and spacing is recommended, as shown in Figure 61. Figure 61. Arrangement of Signal Tracks • • • Try to minimize the number of copper/solder joints because they can cause thermocouple effects. Where copper/solder joints are used, make sure that they are in both the Dx+ and Dx− path and are at the same temperature. Place a 10 pF capacitor between the base and emitter of the discrete diode, as close as possible to the diode. If the distance to the remote sensor is more than 20 cm, the use of twisted-pair cable is recommended. Because the measurement technique uses switched current sources, excessive cable and/or filter capacitance can affect the measurement. When using long cables, the filter capacitor can be reduced or removed. Rev. I | Page 45 of 47 AD7294 Data Sheet OUTLINE DIMENSIONS 9.20 9.00 SQ 8.80 1.20 MAX 0.75 0.60 0.45 64 49 48 1 PIN 1 7.20 7.00 SQ 6.80 TOP VIEW 0° MIN 0.15 0.05 (PINS DOWN) 0.20 0.09 7° 3.5° 0° 0.08 MAX COPLANARITY SEATING PLANE 33 32 16 17 VIEW A 0.40 BSC LEAD PITCH VIEW A ROTATED 90° CCW 0.23 0.18 0.13 012108-A 1.05 1.00 0.95 COMPLIANT TO JEDEC STANDARDS MS-026-ABD Figure 62. 64-Lead Thin Plastic Quad Flat Package [TQFP] (SU-64-1) Dimensions shown in millimeters 8.10 8.00 SQ 7.90 0.30 0.23 0.18 43 56 42 0.50 BSC 0.80 0.75 0.70 0.50 0.40 0.30 6.10 SQ 5.95 14 15 28 BOTTOM VIEW 0.05 MAX 0.02 NOM COPLANARITY 0.08 0.20 REF PKG-004356 SEATING PLANE *6.25 EXPOSED PAD 29 TOP VIEW PIN 1 INDICATOR 1 0.25 MIN 6.50 REF FOR PROPER CONNECTION OF THE EXPOSED PAD, REFER TO THE PIN CONFIGURATION AND FUNCTION DESCRIPTIONS SECTION OF THIS DATA SHEET. *COMPLIANT TO JEDEC STANDARDS MO-220-WLLD-2 WITH EXCEPTION TO EXPOSED PAD DIMENSION. 08-23-2013-A PIN 1 INDICATOR Figure 63. 56-Lead Lead Frame Chip Scale Package [LFCSP] 8 mm × 8 mm body and 0.75mm Package Height (CP-56-11) Dimensions shown in millimeters ORDERING GUIDE Model 1 AD7294BSUZ AD7294BSUZRL AD7294BCPZ AD7294BCPZRL EVAL-AD7294EBZ 1 Temperature Range −40°C to +105°C −40°C to +105°C −40°C to +105°C −40°C to +105°C Package Description 64-Lead Thin Plastic Quad Flat Package [TQFP] 64-Lead Thin Plastic Quad Flat Package [TQFP] 56-Lead Lead Frame Chip Scale Package [LFCSP] 56-Lead Lead Frame Chip Scale Package [LFCSP] Evaluation Board Z = RoHS Compliant Part. Rev. I | Page 46 of 47 Package Option SU-64-1 SU-64-1 CP-56-11 CP-56-11 Data Sheet AD7294 NOTES I2C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors). ©2008–2016 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D05747-0-2/16(I) Rev. I | Page 47 of 47