SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
D Low Supply Voltage Range 1.8 V − 3.6 V
D Ultralow-Power Consumption:
D
D
D
D
D
D
− Active Mode: 200 µA at 1 MHz, 2.2 V
− Standby Mode: 0.7 µA
− Off Mode (RAM Retention): 0.1 µA
Five Power Saving Modes
Wake-Up From Standby Mode in less
than 6 µs
16-Bit RISC Architecture, 125 ns
Instruction Cycle Time
Basic Clock Module Configurations:
− Various Internal Resistors
− Single External Resistor
− 32-kHz Crystal
− High Frequency Crystal
− Resonator
− External Clock Source
16-Bit Timer_A With Three
Capture/Compare Registers
10-Bit, 200-ksps A/D Converter With
Internal Reference, Sample-and-Hold,
Autoscan, and Data Transfer Controller
D Serial Onboard Programming,
D
D
D
D
No External Programming Voltage Needed
Programmable Code Protection by
Security Fuse
Supply Voltage Brownout Protection
MSP430x11x2 Family Members Include:
MSP430F1122: 4KB + 256B Flash Memory
256B RAM
MSP430F1132: 8KB + 256B Flash Memory
256B RAM
Available in 20-Pin Plastic SOWB, 20-Pin
Plastic TSSOP and 32-Pin QFN Packages
MSP430x12x2 Family Members Include:
MSP430F1222: 4KB + 256B Flash Memory
256B RAM
MSP430F1232: 8KB + 256B Flash Memory
256B RAM
Available in 28-Pin Plastic SOWB, 28-Pin
Plastic TSSOP, and 32-Pin QFN Packages
For Complete Module Descriptions, See the
MSP430x1xx Family User’s Guide,
Literature Number SLAU049
D Serial Communication Interface (USART0)
With Software-Selectable Asynchronous
UART or Synchronous SPI
(MSP430x12x2 Only)
description
The Texas Instruments MSP430 family of ultralow-power microcontrollers consist of several devices featuring
different sets of peripherals targeted for various applications. The architecture, combined with five low power
modes is optimized to achieve extended battery life in portable measurement applications. The device features
a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that attribute to maximum code efficiency.
The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than 6µs.
The MSP430x11x2 and MSP430x12x2 series are ultralow-power mixed signal microcontrollers with a built-in
16-bit timer, 10-bit A/D converter with integrated reference and data transfer controller (DTC) and fourteen or
twenty-two I/O pins. In addition, the MSP430x12x2 series microcontrollers have built-in communication
capability using asynchronous (UART) and synchronous (SPI) protocols.
Digital signal processing with the 16-bit RISC performance enables effective system solutions such as glass
breakage detection with signal analysis (including wave digital filter algorithm). Another area of application is
in stand-alone RF sensors.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 2002 − 2003, Texas Instruments Incorporated
! "#$ ! %#&'" ($)
(#"! " !%$""! %$ *$ $! $! !#$!
!(( +,) (#" %"$!!- ($! $"$!!', "'#($
$!- '' %$$!)
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
1
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
AVAILABLE OPTIONS
PACKAGED DEVICES
TA
−40°C to 85°C
PLASTIC 20-PIN
SOWB (DW)
PLASTIC 20-PIN
TSSOP (PW)
PLASTIC 28-PIN
SOWB (DW)
PLASTIC 28-PIN
TSSOP (PW)
PLASTIC 32-PIN
QFN (RHB)
MSP430F1122IDW
MSP430F1132IDW
MSP430F1122IPW
MSP430F1132IPW
MSP430F1222IDW
MSP430F1232IDW
MSP430F1222IPW
MSP430F1232IPW
MSP430F1122IRHB
MSP430F1132IRHB
MSP430F1222IRHB
MSP430F1232IRHB
pin designation, MSP430x11x2 (see Note)
DW or PW PACKAGE
(TOP VIEW)
TEST
VCC
P2.5/ROSC
VSS
XOUT
XIN
RST/NMI
P2.0/ACLK/A0
P2.1/INCLK/A1
P2.2/TA0/A2
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
P1.7/TA2/TDO/TDI
P1.6/TA1/TDI/TCLK
P1.5/TA0/TMS
P1.4/SMCLK/TCK
P1.3/TA2
P1.2/TA1
P1.1/TA0
P1.0/TACLK/ADC10CLK
P2.4/TA2/A4/VREF+/VeREF+
P2.3/TA1/A3/VREF−/VeREF−
P2.5/ROSC
NC
VCC
TEST
P1.7/TA2/TDO/TDI
P1.6/TA1/TDI/TCLK
P1.5/TA0/TMS
P1.4/SMCLK/TCK
RHB PACKAGE
(TOP VIEW)
1 31 30 29 28 27 26 24
2
23
3
22
4
21
20
5
6
19
18
7
8 10 11 12 13 14 15 17
P1.3/TA2
P1.2/TA1
P1.1/TA0
P1.0/TACLK/ADC10CLK
NC
P2.4/TA2/A4/VREF+/VeREF+
P2.3/TA1/A3/VREF−/VeREF−
NC
NC
NC
NC
NC
NC
NC
NC
NC
VSS
XOUT
XIN
NC
RST/NMI
P2.0/ACLK/A0
P2.1/INCLK/A1
P2.2/TA0/A2
Note: It is recommended that all NC pins be connected to VSS to avoid floating nodes,
otherwise increased current consumption may occur. Power pad not internally connected.
2
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
pin designation, MSP430x12x2 (see Note)
DW or PW PACKAGE
(TOP VIEW)
TEST
VCC
P2.5/ROSC
VSS
XOUT
XIN
RST/NMI
P2.0/ACLK/A0
P2.1/INCLK/A1
P2.2/TA0/A2
P3.0/STE0/A5
P3.1/SIMO0
P3.2/SOMI0
P3.3/UCLK0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
P1.7/TA2/TDO/TDI
P1.6/TA1/TDI/TCLK
P1.5/TA0/TMS
P1.4/SMCLK/TCK
P1.3/TA2
P1.2/TA1
P1.1/TA0
P1.0/TACLK/ADC10CLK
P2.4/TA2/A4/VREF+/VeREF+
P2.3/TA1/A3/VREF−/VeREF−
P3.7/A7
P3.6/A6
P3.5/URXD0
P3.4/UTXD0
P2.5/ROSC
NC
VCC
TEST
P1.7/TA2/TDO/TDI
P1.6/TA1/TDI/TCLK
P1.5/TA0/TMS
P1.4/SMCLK/TCK
RHB PACKAGE
(TOP VIEW)
26 24
1 31 30 29 28 27
2
23
3
22
4
21
20
5
6
19
18
7
8 10 11 12 13 14 15 17
P1.3/TA2
P1.2/TA1
P1.1/TA0
P1.0/TACLK/ADC10CLK
NC
P2.4/TA2/A4/VREF+/VeREF+
P2.3/TA1/A3/VREF−/VeREF−
NC
P3.0/STE0/A5
P3.1/SIMO0
P3.2/SOMI0
P3.3/UCLK0
P3.4/UTXD0
P3.5/URXD0
P3.6/A6
P3.7/A7
VSS
XOUT
XIN
NC
RST/NMI
P2.0/ACLK/A0
P2.1/INCLK/A1
P2.2/TA0/A2
Note: It is recommended that all NC pins be connected to VSS to avoid floating nodes,
otherwise increased current consumption may occur. Power pad not internally connected.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
3
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
functional block diagram, MSP430x11x2
XIN
XOUT
VCC
P1
RST/NMI
VSS
JTAG
ROSC
Oscillator
System
Clock
ACLK
8KB Flash
SMCLK
4KB Flash
256B RAM
ADC10
P2
8
I/O Port 1
8 I/Os, with
Interrupt
Capability
10-Bit
Autoscan
DTC
6
I/O Port 2
6 I/Os, with
Interrupt
Capability
MCLK
Test
MAB,
4 Bit
MAB, 16-Bit
JTAG
CPU
MCB
Emulation
Module
Incl. 16 Reg
TEST
Bus
Conv
MDB, 16-Bit
Watchdog
Timer
Timer_A3
MDB, 8 Bit
POR/
Brownout
3 CC Reg
15/16-Bit
functional block diagram, MSP430x12x2
XIN
XOUT
VCC
P1
RST/NMI
VSS
JTAG
ROSC
Oscillator
System
Clock
ACLK
8KB Flash
SMCLK
4KB Flash
256B RAM
ADC10
P2
8
I/O Port 1
8 I/Os, with
Interrupt
Capability
10-Bit
Autoscan
DTC
P3
6
8
I/O Port 2
6 I/Os, with
Interrupt
Capability
I/O Port 3
8 I/Os
MCLK
Test
MAB,
4 Bit
MAB, 16-Bit
JTAG
CPU
TEST
MCB
Emulation
Module
Incl. 16 Reg
Bus
Conv
MDB, 16-Bit
Watchdog
Timer
Timer_A3
MDB, 8 Bit
POR/
Brownout
3 CC Reg
15/16-Bit
4
POST OFFICE BOX 655303
USART0
UART Mode
SPI Mode
• DALLAS, TEXAS 75265
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
Terminal Functions, MSP430x11x2
NAME
TERMINAL
DW & PW
RHB
I/O
DESCRIPTION
P1.0/TACLK/
ADC10CLK
13
21
I/O
General-purpose digital I/O pin/Timer_A, clock signal TACLK input/conversion
clock—10-bit ADC
P1.1/TA0
14
22
I/O
General-purpose digital I/O pin/Timer_A, capture: CCI0A input, compare: Out0
output/BSL transmit
P1.2/TA1
15
23
I/O
General-purpose digital I/O pin/Timer_A, capture: CCI1A input, compare: Out1 output
P1.3/TA2
16
24
I/O
General-purpose digital I/O pin/Timer_A, capture: CCI2A input, compare: Out2 output
P1.4/SMCLK/TCK
17
25
I/O
General-purpose digital I/O pin/SMCLK signal output/test clock, input terminal for
device programming and test
P1.5/TA0/TMS
18
26
I/O
General-purpose digital I/O pin/Timer_A, compare: Out0 output/test mode select, input
terminal for device programming and test
P1.6/TA1/TDI/TCLK
19
27
I/O
General-purpose digital I/O pin/Timer_A, compare: Out1 output/test data input terminal
or test clock input
P1.7/TA2/TDO/TDI†
20
28
I/O
General-purpose digital I/O pin/Timer_A, compare: Out2 output/test data output
terminal or data input during programming
P2.0/ACLK/A0
8
6
I/O
General-purpose digital I/O pin/ACLK output/analog input to 10-bit ADC input A0
P2.1/INCLK/A1
9
7
I/O
General-purpose digital I/O pin/Timer_A, clock signal at INCLK/analog input to 10-bit
ADC input A1
P2.2/TA0/A2
10
8
I/O
General-purpose digital I/O pin/Timer_A, capture: CCI0B input, compare: Out0
output/analog input to 10-bit ADC input A2/BSL receive
P2.3/TA1/A3/VREF−/
VeREF−
11
18
I/O
General-purpose digital I/O pin/Timer_A, capture: CCI1B input, compare: Out1
output/analog input to 10-bit ADC input A3/negative reference voltage terminal.
P2.4/TA2/A4/VREF+/
VeREF+
12
19
I/O
General-purpose digital I/O pin/Timer_A, compare: Out2 output/analog input to 10-bit
ADC input A4/I/O of positive reference voltage terminal
P2.5/ROSC
3
32
I/O
General-purpose digital I/O pin/Input for external resistor that defines the DCO nominal
frequency
RST/NMI
7
5
I
Reset or nonmaskable interrupt input
TEST
1
29
I
Selects test mode for JTAG pins on P1.x
VCC
VSS
2
30
4
1
XIN
6
3
I
Input terminal of crystal oscillator
5
2
O
Output terminal of crystal oscillator
NA
4,9-16,
17,20,31
XOUT
NC
Supply voltage
Ground reference
No connect. Recommended connection to VSS to avoid floating nodes, otherwise
increased current consumption may occur.
† TDO or TDI is selected via JTAG instruction.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
5
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
Terminal Functions, MSP430x12x2
NAME
TERMINAL
DW & PW
RHB
I/O
DESCRIPTION
P1.0/TACLK/
ADC10CLK
21
21
I/O
General-purpose digital I/O pin/Timer_A, clock signal TACLK input/conversion
clock—10-bit ADC
P1.1/TA0
22
22
I/O
General-purpose digital I/O pin/Timer_A, capture: CCI0A input, compare: Out0
output/BSL transmit
P1.2/TA1
23
23
I/O
General-purpose digital I/O pin/Timer_A, capture: CCI1A input, compare: Out1 output
P1.3/TA2
24
24
I/O
General-purpose digital I/O pin/Timer_A, capture: CCI2A input, compare: Out2 output
P1.4/SMCLK/TCK
25
25
I/O
General-purpose digital I/O pin/SMCLK signal output/test clock, input terminal for
device programming and test
P1.5/TA0/TMS
26
26
I/O
General-purpose digital I/O pin/Timer_A, compare: Out0 output/test mode select, input
terminal for device programming and test
P1.6/TA1/TDI/TCLK
27
27
I/O
General-purpose digital I/O pin/Timer_A, compare: Out1 output/test data input terminal
or test clock input
P1.7/TA2/TDO/TDI†
28
28
I/O
General-purpose digital I/O pin/Timer_A, compare: Out2 output/test data output
terminal or data input during programming
P2.0/ACLK/A0
8
6
I/O
General-purpose digital I/O pin/ACLK output/analog input to 10-bit ADC input A0
P2.1/INCLK/A1
9
7
I/O
General-purpose digital I/O pin/Timer_A, clock signal at INCLK/analog input to 10-bit
ADC input A1
P2.2/TA0/A2
10
8
I/O
General-purpose digital I/O pin/Timer_A, capture: CCI0B input, compare: Out0
output/analog input to 10-bit ADC input A2/BSL receive
P2.3/TA1/A3/VREF−/
VeREF−
19
18
I/O
General-purpose digital I/O pin/Timer_A, capture: CCI1B input, compare: Out1
output/analog input to 10-bit ADC input A3/negative reference voltage terminal.
P2.4/TA2/A4/VREF+/
VeREF+
20
19
I/O
General-purpose digital I/O pin/Timer_A, compare: Out2 output/analog input to 10-bit
ADC input A4/I/O of positive reference voltage terminal
P2.5/ROSC
3
32
I/O
General-purpose digital I/O pin/Input for external resistor that defines the DCO nominal
frequency
P3.0/STE0/A5
11
9
I/O
General-purpose digital I/O pin/slave transmit enable—USART0/SPI mode/analog
input to 10-bit ADC input A5
P3.1/SIMO0
12
10
I/O
General-purpose digital I/O pin/slave in/master out of USART0/SPI mode
P3.2/SOMI0
13
11
I/O
General-purpose digital I/O pin/slave out/master in of USART0/SPI mode
P3.3/UCLK0
14
12
I/O
General-purpose digital I/O pin/external clock input—USART0/UART or SPI mode,
clock output—USART0/SPI mode clock input
P3.4/UTXD0
15
13
I/O
General-purpose digital I/O pin/transmit data out—USART0/UART mode
P3.5/URXD0
16
14
I/O
General-purpose digital I/O pin/receive data in—USART0/UART mode
P3.6/A6
17
15
I/O
General-purpose digital I/O pin/analog input to 10-bit ADC input A6
P3.7/A7
18
16
I/O
General-purpose digital I/O pin/analog input to 10-bit ADC input A7
RST/NMI
7
5
I
Reset or nonmaskable interrupt input
TEST
1
29
I
Selects test mode for JTAG pins on P1.x
VCC
VSS
2
30
Supply voltage
4
1
Ground reference
XIN
6
3
I
Input terminal of crystal oscillator
XOUT
5
2
O
Output terminal of crystal oscillator
NA
4,17,
20,31
NC
No connect. Recommended connection to VSS to avoid floating nodes, otherwise
increased current consumption may occur.
† TDO or TDI is selected via JTAG instruction.
6
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
short-form description
CPU
The MSP430 CPU has a 16-bit RISC architecture
that is highly transparent to the application. All
operations, other than program-flow instructions,
are performed as register operations in
conjunction with seven addressing modes for
source operand and four addressing modes for
destination operand.
Program Counter
PC/R0
Stack Pointer
SP/R1
SR/CG1/R2
Status Register
Constant Generator
The CPU is integrated with 16 registers that
provide reduced instruction execution time. The
register-to-register operation execution time is
one cycle of the CPU clock.
Four of the registers, R0 to R3, are dedicated as
program counter, stack pointer, status register,
and constant generator respectively. The
remaining registers are general-purpose
registers.
Peripherals are connected to the CPU using data,
address, and control buses, and can be handled
with all instructions.
instruction set
The instruction set consists of 51 instructions with
three formats and seven address modes. Each
instruction can operate on word and byte data.
Table 1 shows examples of the three types of
instruction formats; the address modes are listed
in Table 2.
CG2/R3
General-Purpose Register
R4
General-Purpose Register
R5
General-Purpose Register
R6
General-Purpose Register
R7
General-Purpose Register
R8
General-Purpose Register
R9
General-Purpose Register
R10
General-Purpose Register
R11
General-Purpose Register
R12
General-Purpose Register
R13
General-Purpose Register
R14
General-Purpose Register
R15
Table 1. Instruction Word Formats
Dual operands, source-destination
e.g. ADD R4,R5
R4 + R5 −−−> R5
Single operands, destination only
e.g. CALL
PC −−>(TOS), R8−−> PC
Relative jump, un/conditional
e.g. JNE
R8
Jump-on-equal bit = 0
Table 2. Address Mode Descriptions
ADDRESS MODE
S D
Indirect
D
D
D
D
D
Indirect
autoincrement
Register
Indexed
Symbolic (PC relative)
Absolute
Immediate
NOTE: S = source
D
D
D
D
SYNTAX
EXAMPLE
MOV Rs,Rd
MOV R10,R11
MOV X(Rn),Y(Rm)
MOV 2(R5),6(R6)
OPERATION
R10
−−> R11
M(2+R5)−−> M(6+R6)
MOV EDE,TONI
M(EDE) −−> M(TONI)
MOV &MEM,&TCDAT
M(MEM) −−> M(TCDAT)
MOV @Rn,Y(Rm)
MOV @R10,Tab(R6)
M(R10) −−> M(Tab+R6)
D
MOV @Rn+,Rm
MOV @R10+,R11
M(R10) −−> R11
R10 + 2−−> R10
D
MOV #X,TONI
MOV #45,TONI
#45
−−> M(TONI)
D = destination
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
7
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
operating modes
The MSP430 has one active mode and five software selectable low-power modes of operation. An interrupt
event can wake up the device from any of the five low-power modes, service the request and restore back to
the low-power mode on return from the interrupt program.
The following six operating modes can be configured by software:
D Active mode AM;
−
All clocks are active
D Low-power mode 0 (LPM0);
−
CPU is disabled
ACLK and SMCLK remain active. MCLK is disabled
D Low-power mode 1 (LPM1);
−
CPU is disabled
ACLK and SMCLK remain active. MCLK is disabled
DCO’s dc-generator is disabled if DCO not used in active mode
D Low-power mode 2 (LPM2);
−
CPU is disabled
MCLK and SMCLK are disabled
DCO’s dc-generator remains enabled
ACLK remains active
D Low-power mode 3 (LPM3);
−
CPU is disabled
MCLK and SMCLK are disabled
DCO’s dc-generator is disabled
ACLK remains active
D Low-power mode 4 (LPM4);
−
8
CPU is disabled
ACLK is disabled
MCLK and SMCLK are disabled
DCO’s dc-generator is disabled
Crystal oscillator is stopped
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
interrupt vector addresses
The interrupt vectors and the power-up starting address are located in the memory with an address range of
0FFFFh-0FFE0h. The vector contains the 16-bit address of the appropriate interrupt handler instruction
sequence.
INTERRUPT SOURCE
INTERRUPT FLAG
Power-up, external reset, watchdog
WDTIFG (see Note1)
KEYV (see Note 1)
NMI, oscillator fault, flash memory
access violation
NMIIFG (see Notes 1 and 4)
OFIFG (see Notes 1 and 4)
ACCVIFG (see Notes 1 and 4)
SYSTEM INTERRUPT
WORD ADDRESS
PRIORITY
Reset
0FFFEh
15, highest
(Non)-maskable,
(Non)-maskable,
(Non)-maskable
0FFFCh
14
0FFFAh
13
0FFF8h
12
0FFF6h
11
Watchdog timer
WDTIFG
Maskable
0FFF4h
10
Timer_A
TACCR0 CCIFG (see Note 2)
Maskable
0FFF2h
9
Timer_A
TACCR1 and TACCR2
CCIFGs, TAIFG
(see Notes 1 and 2)
Maskable
0FFF0h
8
USART0 receive (see Note 5)
URXIFG0
Maskable
0FFEEh
7
USART0 transmit (see Note 5)
UTXIFG0
Maskable
0FFECh
6
ADC10
ADC10IFG
Maskable
0FFEAh
5
0FFE8h
4
I/O Port P2 (eight flags − see Note 3)
P2IFG.0 to P2IFG.7
(see Notes 1 and 2)
Maskable
0FFE6h
3
I/O Port P1 (eight flags)
P1IFG.0 to P1IFG.7
(see Notes 1 and 2)
Maskable
0FFE4h
2
0FFE2h
1
0FFE0h
0, lowest
NOTES: 1.
2.
3.
4.
5.
Multiple source flags
Interrupt flags are located in the module
There are eight Port P2 interrupt flags, but only six Port P2 I/O pins (P2.0−5) are implemented on the ’11x2 and ’12x2 devices.
(Non)-maskable: the individual interrupt enable bit can disable an interrupt event, but the general interrupt enable cannot.
USART0 is implemented in MSP430x12x2 only.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
9
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
special function registers
Most interrupt and module enable bits are collected into the lowest address space. Special function register bits
that are not allocated to a functional purpose are not physically present in the device. Simple software access
is provided with this arrangement.
interrupt enable 1 and 2
Address
7
6
0h
5
4
ACCVIE
NMIIE
rw-0
WDTIE:
OFIE:
NMIIE:
ACCVIE:
Address
3
2
1
OFIE
rw-0
0
WDTIE
rw-0
rw-0
Watchdog Timer interrupt enable. Inactive if watchdog mode is selected. Active if Watchdog Timer
is configured in interval timer mode.
Oscillator fault enable
(Non)maskable interrupt enable
Flash access violation interrupt enable
7
6
5
4
3
2
01h
1
UTXIE0
0
URXIE0
rw-0
rw-0
URXIE0: USART0, UART, and SPI receive-interrupt enable (MSP430x12x2 devices only)
UTXIE0: USART0, UART, and SPI transmit-interrupt enable (MSP430x12x2 devices only)
interrupt flag register 1 and 2
Address
7
6
5
02h
4
3
2
NMIIFG
rw-0
WDTIFG:
OFIFG:
NMIIFG:
Address
1
OFIFG
rw-1
rw-0
Set on Watchdog Timer overflow (in watchdog mode) or security key violation.
Reset on VCC power-up or a reset condition at RST/NMI pin in reset mode.
Flag set on oscillator fault
Set via RST/NMI-pin
7
6
5
4
3
2
03h
1
UTXIFG0
rw-1
URXIFG0: USART0, UART, and SPI receive flag (MSP430x12x2 devices only)
UTXIFG0: USART0, UART, and SPI transmit flag (MSP430x12x2 devices only)
10
0
WDTIFG
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
0
URXIFG0
rw-0
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
module enable registers 1 and 2
Address
7
6
5
4
3
2
1
7
6
5
4
3
2
1
0
04h
Address
05h
UTXE0
rw-0
URXE0:
UTXE0:
USPIE0:
Legend
0
URXE0
USPIE0
rw-0
USART0, UART mode receive enable (MSP430x12x2 devices only)
USART0, UART mode transmit enable (MSP430x12x2 devices only)
USART0, SPI mode transmit and receive enable (MSP430x12x2 devices only)
rw:
rw-0:
Bit can be read and written.
Bit can be read and written. It is reset by PUC
SFR bit is not present in device.
memory organization
MSP430F1132
MSP430F1232
MSP430F1122
MSP430F1222
FFFFh
FFE0h
FFDFh
F000h
Int. Vector
4 KB Flash
Segment0−7
FFFFh
FFE0h
FFDFh
Int. Vector
8 KB
Flash
Segment0−15
Main
Memory
E000h
10FFh
1000h
0FFFh
0C00h
02FFh
0200h
01FFh
0100h
00FFh
0010h
000Fh
0000h
2 × 128B
Flash
SegmentA,B
1 KB
Boot ROM
256B RAM
16b Per.
8b Per.
SFR
10FFh
1000h
0FFFh
0C00h
02FFh
0200h
01FFh
0100h
00FFh
0010h
000Fh
0000h
POST OFFICE BOX 655303
2 × 128B
Flash
SegmentA,B
Information
Memory
1 KB
Boot ROM
256B RAM
16b Per.
8b Per.
SFR
• DALLAS, TEXAS 75265
11
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
bootstrap loader (BSL)
The MSP430 bootstrap loader (BSL) enables users to program the flash memory or RAM using a UART serial
interface. Access to the MSP430 memory via the BSL is protected by user-defined password. For complete
description of the features of the BSL and its implementation, see the Application report Features of the MSP430
Bootstrap Loader, Literature Number SLAA089.
BSL Function
MSP430x11x2
DW & PW Package
(20 Pins)
MSP430x12x2
DW & PW Package
(28 Pins)
MSP430x11x2/12x2
RHB Package
(32 Pins)
Data Transmit
14 - P1.1
22 - P1.1
22 - P1.1
Data Receive
10 - P2.2
10 - P2.2
8 - P2.2
flash memory
The flash memory can be programmed via the JTAG port, the bootstrap loader, or in-system by the CPU. The
CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:
D Flash memory has n segments of main memory and two segments of information memory (A and B) of 128
bytes each. Each segment in main memory is 512 bytes in size.
D Segments 0 to n may be erased in one step, or each segment may be individually erased.
D Segments A and B can be erased individually, or as a group with segments 0−n.
Segments A and B are also called information memory.
D New devices may have some bytes programmed in the information memory (needed for test during
Segment0 w/
Interrupt Vectors
0FDFFh
0FC00h
Segment1
0FBFFh
0FA00h
Segment2
0F9FFh
0F800h
Segment3
0F7FFh
0F600h
Segment4
0E3FFh
0E200h
Segment14
0E1FFh
0E000h
Segment15
010FFh
01080h
SegmentA
0107Fh
01000h
SegmentB
Information
Memory
0FFFFh
0FE00h
Flash Main Memory
manufacturing). The user should perform an erase of the information memory prior to the first use.
NOTE: All segments not implemented on all devices.
12
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
peripherals
Peripherals are connected to the CPU through data, address, and control busses and can be handled using
all instructions. For complete module descriptions, see the MSP430x1xx Family User’s Guide, literature number
SLAU049.
oscillator and system clock
The clock system in the MSP430x11x2 and MSP430x12x2 devices is supported by the basic clock module that
includes support for a 32768-Hz watch crystal oscillator, an internal digitally-controlled oscillator (DCO) and a
high frequency crystal oscillator. The basic clock module is designed to meet the requirements of both low
system cost and low-power consumption. The internal DCO provides a fast turn-on clock source and stabilizes
in less than 6 µs. The basic clock module provides the following clock signals:
D Auxiliary clock (ACLK), sourced from a 32768-Hz watch crystal or a high frequency crystal.
D Main clock (MCLK), the system clock used by the CPU.
D Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules.
digital I/O
There are 3 8-bit I/O ports implemented—ports P1, P2, and P3 (only six port P2 I/O signals are available on
external pins; port P3 is implemented only on ’x12x2 devices):
D
D
D
D
All individual I/O bits are independently programmable.
Any combination of input, output, and interrupt conditions is possible.
Edge-selectable interrupt input capability for all the eight bits of ports P1 and six bits of port P2.
Read/write access to port-control registers is supported by all instructions.
NOTE:
Six bits of port P2, P2.0 to P2.5, are available on external pins, but all control and data bits for port
P2 are implemented. Port P3 has no interrupt capability. Port P3 is implemented in MSP430x12x2
only.
brownout
The brownout circuit is implemented to provide the proper internal reset signal to the device during power on
and power off.
watchdog timer
The primary function of the watchdog timer (WDT) module is to perform a controlled system restart after a
software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog
function is not needed in an application, the module can be configured as an interval timer and can generate
interrupts at selected time intervals.
USART0 (MSP430x12x2 Only)
The MSP430x12x2 devices have one hardware universal synchronous/asynchronous receive transmit
(USART0) peripheral module that is used for serial data communication. The USART supports synchronous
SPI (3 or 4 pin) and asynchronous UART communication protocols, using double-buffered transmit and receive
channels.
ADC10
The ADC10 module supports fast, 10-bit analog-to-digital conversions. The module implements a 10-bit SAR
core, sample select control, reference generator and data transfer controller, or DTC, for automatic conversion
result handling allowing ADC samples to be converted and stored without any CPU intervention.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
13
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
timer_A3
Timer_A3 is a 16-bit timer/counter with three capture/compare registers. Timer_A3 can support multiple
capture/compares, PWM outputs, and interval timing. Timer_A3 also has extensive interrupt capabilities.
Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare
registers.
Timer_A3 Signal Connections
Output Pin Number
Input Pin Number
DW and PW
RHB
’11x2
20-Pin
’12x2
28-Pin
’11x2/12x2
32-Pin
13 - P1.0
21 - P1.0
21 - P1.0
Device Input
Signal
Module
Input Name
TACLK
TACLK
ACLK
ACLK
SMCLK
SMCLK
9 - P2.1
9 - P2.1
7 - P2.1
INCLK
INCLK
14 - P1.1
22 - P1.1
22 - P1.1
TA0
CCI0A
10 - P2.2
10 - P2.2
8 - P2.2
TA0
CCI0B
DVSS
DVCC
GND
15 - P1.2
23 - P1.2
23 - P1.2
TA1
VCC
CCI1A
11 - P2.3
19 - P2.3
18 - P2.3
TA1
CCI1B
DVSS
DVCC
GND
16 - P1.3
24 - P1.3
24 - P1.3
Module Output
Signal
Timer
NA
CCR0
TA0
RHB
’11x2
20-Pin
’12x2
28-Pin
’11x2/12x2
32-Pin
14 - P1.1
22 - P1.1
22 - P1.1
18 - P1.5
26 - P1.5
26 - P1.5
10 - P2.2
10 - P2.2
8 - P2.2
ADC10 Internal
CCR1
TA1
15 - P1.2
23 - P1.2
23 - P1.2
19 - P1.6
27 - P1.6
27 - P1.6
11 - P2.3
19 - P2.3
18 - P2.3
ADC10 Internal
TA2
VCC
CCI2A
16 - P1.3
24 - P1.3
24 - P1.3
ACLK (internal)
CCI2B
20 - P1.7
28 - P1.7
28 - P1.7
20 - P2.4
19 - P2.4
DVSS
DVCC
14
Module
Block
DW and PW
GND
CCR2
12 - P2.4
ADC10 Internal
VCC
POST OFFICE BOX 655303
TA2
• DALLAS, TEXAS 75265
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
peripheral file map
PERIPHERALS WITH WORD ACCESS
ADC10
ADC data transfer start address
ADC memory
ADC control register 1
ADC control register 0
ADC analog enable
ADC data transfer control register 1
ADC data transfer control register 0
Timer_A
Reserved
Reserved
Reserved
Reserved
Capture/compare register
Capture/compare register
Capture/compare register
Timer_A register
Reserved
Reserved
Reserved
Reserved
Capture/compare control
Capture/compare control
Capture/compare control
Timer_A control
Timer_A interrupt vector
ADC10SA
ADC10MEM
ADC10CTL1
ADC10CTL0
ADC10AE
ADC10DTC1
ADC10DTC0
1BCh
1B4h
1B2h
1B0h
04Ah
049h
048h
TACCTL2
TACCTL1
TACCTL0
TACTL
TAIV
017Eh
017Ch
017Ah
0178h
0176h
0174h
0172h
0170h
016Eh
016Ch
016Ah
0168h
0166h
0164h
0162h
0160h
012Eh
TACCR2
TACCR1
TACCR0
TAR
Flash Memory
Flash control 3
Flash control 2
Flash control 1
FCTL3
FCTL2
FCTL1
012Ch
012Ah
0128h
Watchdog
Watchdog/timer control
WDTCTL
0120h
PERIPHERALS WITH BYTE ACCESS
USART0
(in MSP430x12x2 only)
Transmit buffer
Receive buffer
Baud rate
Baud rate
Modulation control
Receive control
Transmit control
USART control
U0TXBUF
U0RXBUF
U0BR1
U0BR0
U0MCTL
U0RCTL
U0TCTL
U0CTL
077h
076h
075h
074h
073h
072h
071h
070h
Basic Clock
Basic clock sys. control2
Basic clock sys. control1
DCO clock freq. control
BCSCTL2
BCSCTL1
DCOCTL
058h
057h
056h
Port P2
Port P2 selection
Port P2 interrupt enable
Port P2 interrupt edge select
Port P2 interrupt flag
Port P2 direction
Port P2 output
Port P2 input
P2SEL
P2IE
P2IES
P2IFG
P2DIR
P2OUT
P2IN
02Eh
02Dh
02Ch
02Bh
02Ah
029h
028h
Port P1
Port P1 selection
Port P1 interrupt enable
Port P1 interrupt edge select
Port P1 interrupt flag
Port P1 direction
Port P1 output
Port P1 input
P1SEL
P1IE
P1IES
P1IFG
P1DIR
P1OUT
P1IN
026h
025h
024h
023h
022h
021h
020h
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
15
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
peripheral file map (continued)
PERIPHERALS WITH BYTE ACCESS (CONTINUED)
Port P3
(in MSP430x12x2 only)
Port P3 selection
Port P3 direction
Port P3 output
Port P3 input
P3SEL
P3DIR
P3OUT
P3IN
01Bh
01Ah
019h
018h
Special Function
Module enable2
Module enable1
SFR interrupt flag2
SFR interrupt flag1
SFR interrupt enable2
SFR interrupt enable1
ME2
ME1
IFG2
IFG1
IE2
IE1
005h
004h
003h
002h
001h
000h
absolute maximum ratings†
Voltage applied at VCC to VSS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.3 V to 4.1 V
Voltage applied to any pin (see Note) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.3 V to VCC + 0.3 V
Diode current at any device terminal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±2 mA
Storage temperature, Tstg (unprogrammed device) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −55°C to 150°C
Storage temperature, Tstg (programmed device) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −40°C to 85°C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE: All voltages referenced to VSS. The JTAG fuse-blow voltage, VFB, is allowed to exceed the absolute maximum rating. The voltage is applied
to the TEST pin when blowing the JTAG fuse.
recommended operating conditions
MIN
Supply voltage during program execution, VCC (see Note 1)
MSP430F11x2
MSP430F12x2
Supply voltage during program/erase flash memory, VCC
MSP430F11x2
MSP430F12x2
LF mode selected, XTS=0
3.6
V
3.6
V
XT1 selected mode, XTS=1
Crystal
VCC = 1.8 V,
MSP430F11x2
MSP430F12x2
Processor frequency f(system) (MCLK signal)
−40
Watch crystal
Ceramic resonator
VCC = 3.6 V,
MSP430F11x2
MSP430F12x2
• DALLAS, TEXAS 75265
V
85
32 768
°C
Hz
450
8000
1000
8000
dc
4.15
kHz
MHz
dc
NOTES: 1. The LFXT1 oscillator in LF-mode requires a resistor of 5.1 MΩ from XOUT to VSS when VCC <2.5 V.
The LFXT1 oscillator in XT1-mode accepts a ceramic resonator or a crystal frequency of 4 MHz at VCC ≥ 2.2 V.
The LFXT1 oscillator in XT1-mode accepts a ceramic resonator or a crystal frequency of 8 MHz at VCC ≥ 2.8 V.
2. The LFXT1 oscillator in LF-mode requires a watch crystal.
The LFXT1 oscillator in XT1-mode accepts a ceramic resonator or a crystal.
POST OFFICE BOX 655303
UNITS
2.7
0
Operating free-air temperature range, TA
16
MAX
1.8
Supply voltage, VSS
LFXT1 crystal frequency, f(LFXT1)
(see Note 2)
NOM
8
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted)
f (system) − Maximum Processor Frequency − MHz
MSP430F11x2 and MSP430F12x2 Devices
9
8 MHz at 3.6 V
8
7
6
4.15 MHz
at 1.8 V
5
4
3
2
1
0
0
1
2
3
VCC − Supply Voltage − V
4
NOTE: Minimum processor frequency is defined by system clock. Flash
program or erase operations require a minimum VCC of 2.7 V.
Figure 1. Frequency vs Supply Voltage
supply current (into VCC) excluding external current
PARAMETER
I(AM)
Active mode
I(CPUOff)
Low-power mode, (LPM0)
I(LPM2)
Low-power mode, (LPM2)
I(LPM3)
Low-power mode, (LPM3)
TEST CONDITIONS
MIN
TYP
MAX
VCC = 2.2 V
200
250
VCC = 3 V
300
350
3
5
VCC = 3 V
11
18
TA = −40°C +85°C,
f(MCLK) = 0, f(SMCLK) = 1 MHz,
f(ACLK) = 32,768 Hz
TA = −40°C +85°C,
f(MCLK) = f(SMCLK) = 0 MHz,
f(ACLK) = 32,768 Hz, SCG0 = 0
TA = −40°C
VCC = 2.2 V
32
45
VCC = 3 V
55
70
VCC = 2.2 V
11
14
VCC = 3 V
17
22
0.8
1.2
TA = 25°C
TA = 85°C
VCC = 2.2 V
TA = −40°C +85°C,
fMCLK = f(SMCLK) = 1 MHz,
f(ACLK) = 32,768 Hz,
Program executes in Flash
TA = −40°C +85°C,
f(MCLK) = f(SMCLK) = f(ACLK) = 4096 Hz,
Program executes in Flash
VCC = 2.2 V
TA = −40°C
TA = 25°C
VCC = 3 V
TA = 85°C
TA = −40°C
I(LPM4)
Low-power mode, (LPM4)
TA = 25°C
TA = 85°C
VCC = 2.2 V/3 V
UNIT
µA
0.7
1
1.6
2.3
1.8
2.2
1.6
1.9
2.3
3.4
0.1
0.5
0.1
0.5
0.8
1.9
µA
µA
µA
µA
µA
µA
NOTES: 1. All inputs are tied to 0 V or VCC. Outputs do not source or sink any current.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
17
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (continued)
current consumption of active mode versus system frequency
IAM = IAM[1 MHz] × fsystem [MHz]
current consumption of active mode versus supply voltage
IAM = IAM[3 V] + 120 µA/V × (VCC−3 V)
Schmitt-trigger inputs Port P1 to Port P3; P1.0 to P1.7, P2.0 to P2.5, P3.0 to P3.7
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
VIT+
Positive-going input threshold voltage
VCC = 2.2 V
VCC = 3 V
1.1
1.5
1.5
1.9
0.9
Negative-going input threshold voltage
VCC = 2.2 V
VCC = 3 V
0.4
VIT−
0.9
1.3
Vhys
Input voltage hysteresis, (VIT+ − VIT−)
VCC = 2.2 V
VCC = 3 V
0.3
1.1
0.5
1
UNIT
V
V
V
standard inputs − RST/NMI; TEST
PARAMETER
VIL
VIH
TEST CONDITIONS
Low-level input voltage
VCC = 2.2 V / 3 V
High-level input voltage
MIN
TYP
VSS
0.8×VCC
MAX
VSS+0.6
VCC
UNIT
V
V
inputs Px.x, TAx
PARAMETER
t(int)
External interrupt timing
TEST CONDITIONS
Port P1, P2: P1.x to P2.x, External trigger signal
for the interrupt flag, (see Note 1)
t(cap)
Timer_A, capture timing
TA0, TA1, TA2
f(TAext)
Timer_A clock frequency
externally applied to pin
TACLK, INCLK t(H) = t(L)
f(TAint)
Timer_A clock frequency
SMCLK or ACLK signal selected
VCC
2.2 V/3 V
MIN
TYP
MAX
1.5
2.2 V
62
3V
50
2.2 V
62
3V
50
UNIT
cycle
ns
ns
2.2 V
8
3V
10
2.2 V
8
3V
10
MHz
MHz
NOTES: 1. The external signal sets the interrupt flag every time the minimum t(int) cycle and time parameters are met. It may be set even with
trigger signals shorter than t(int). Both the cycle and timing specifications must be met to ensure the flag is set. t(int) is measured in
MCLK cycles.
leakage current
PARAMETER
Ilkg(Px.x)
High-impedance leakage current
TEST CONDITIONS
VCC
MIN
TYP
MAX
Port P1: P1.x, 0 ≤ × ≤ 7
(see Notes 1 and 2)
2.2 V/3 V
±50
Port P2: P2.x, 0 ≤ × ≤ 5
(see Notes 1 and 2)
2.2 V/3 V
±50
UNIT
nA
NOTES: 1. The leakage current is measured with VSS or VCC applied to the corresponding pin(s), unless otherwise noted.
2. The leakage of the digital port pins is measured individually. The port pin must be selected for input and there must be no optional
pullup or pulldown resistor.
18
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (continued)
outputs Port 1 to Port 3; P1.0 to P1.7, P2.0 to P2.5, P3.0 to P3.7
PARAMETER
VOH
VOL
TEST CONDITIONS
High-level output voltage
Low-level output voltage
I(OHmax) = −1.5 mA
I(OHmax) = −6 mA
VCC = 2.2 V
I(OHmax) = −1.5 mA
I(OHmax) = −6 mA
VCC = 3 V
I(OLmax) = 1.5 mA
I(OLmax) = 6 mA
VCC = 2.2 V
I(OLmax) = 1.5 mA
MIN
See Note 1
TYP
MAX
VCC−0.25
VCC−0.6
VCC
VCC
VCC−0.25
VCC−0.6
VCC
VCC
See Note 2
VSS
VSS
VSS+0.25
VSS+0.6
See Note 1
VSS
VSS+0.25
See Note 2
See Note 1
See Note 2
See Note 1
VCC = 3 V
UNIT
V
V
I(OLmax) = 6 mA
See Note 2
VSS
VSS+0.6
NOTES: 1. The maximum total current, IOHmax and IOLmax, for all outputs combined, should not exceed ±12 mA to hold the maximum voltage
drop specified.
2. The maximum total current, IOHmax and IOLmax, for all outputs combined, should not exceed ±48 mA to hold the maximum voltage
drop specified.
outputs P1.x, P2.x, P3.x, TAx
PARAMETER
f(P20)
f(TAx)
TEST CONDITIONS
MIN
2.2 V/3 V
dc
fSystem
fSMCLK = fLFXT1 = fXT1
40%
60%
fSMCLK = fLFXT1 = fLF
35%
65%
P2.0/ACLK, CL = 20 pF
Output frequency
TA0, TA1, TA2, CL = 20 pF,
Internal clock source, SMCLK signal applied (see Note 1)
P1.4/SMCLK,
CL = 20 pF
t(Xdc)
VCC
2.2 V/3 V
Duty cycle of O/P
frequency
2.2 V/3 V
fSMCLK = fLFXT1/n
fSMCLK = fDCOCLK
2.2 V/3 V
fP20 = fLFXT1 = fXT1
P2.0/ACLK,
CL = 20 pF
fP20 = fLFXT1 = fLF
fP20 = fLFXT1/n
TYP
50%−
15 ns
50%
50%+
15 ns
50%−
15 ns
50%
50%+
15 ns
• DALLAS, TEXAS 75265
MHz
60%
30%
70%
50%
t(TAdc)
TA0, TA1, TA2,
CL = 20 pF, Duty cycle = 50% 2.2 V/3 V
0
NOTES: 1. The limits of the system clock MCLK has to be met. MCLK and SMCLK can have different frequencies.
POST OFFICE BOX 655303
UNIT
fSystem
40%
2.2 V/3 V
MAX
±50
ns
19
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (continued)
outputs − Ports P1, P2, and P3 (see Note)
TYPICAL LOW-LEVEL OUTPUT CURRENT
vs
LOW-LEVEL OUTPUT VOLTAGE
I OL − Typical Low-Level Output Current − mA
I OL − Typical Low-Level Output Current − mA
TYPICAL LOW-LEVEL OUTPUT CURRENT
vs
LOW-LEVEL OUTPUT VOLTAGE
32
VCC = 2.2 V
P1.0
28
TA = 25°C
24
TA = 85°C
20
16
12
8
4
0
0.0
0.5
1.0
1.5
2.0
50
VCC = 3 V
P1.0
TA = 85°C
30
20
10
0
0.0
2.5
TA = 25°C
40
0.5
1.0
Figure 2
VCC = 2.2 V
P1.0
−8
−12
−16
−20
TA = 85°C
−24
TA = 25°C
1.0
1.5
2.0
2.5
VCC = 3 V
P1.0
−10
−20
−30
−40
TA = 85°C
−50
−60
0.0
TA = 25°C
0.5
1.0
1.5
Figure 5
Only one output is loaded at a time.
POST OFFICE BOX 655303
2.0
2.5
3.0
VOH − High-Level Output Voltage − V
Figure 4
20
3.5
0
VOH − High-Level Output Voltage − V
NOTE:
3.0
TYPICAL HIGH-LEVEL OUTPUT CURRENT
vs
HIGH-LEVEL OUTPUT VOLTAGE
I OH − Typical High-Level Output Current − mA
I OH − Typical High-Level Output Current − mA
0
0.5
2.5
Figure 3
TYPICAL HIGH-LEVEL OUTPUT CURRENT
vs
HIGH-LEVEL OUTPUT VOLTAGE
−28
0.0
2.0
VOL − Low-Level Output Voltage − V
VOL − Low-Level Output Voltage − V
−4
1.5
• DALLAS, TEXAS 75265
3.5
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (continued)
USART (see Note 1)
PARAMETER
t(τ)
( )
TEST CONDITIONS
VCC = 2.2 V
VCC = 3 V
USART: deglitch time
MIN
TYP
MAX
200
430
800
150
280
500
UNIT
ns
NOTES: 1. The signal applied to the USART receive signal/terminal (URXD) should meet the timing requirements of t(τ) to ensure that the URXS
flip-flop is set. The URXS flip-flop is set with negative pulses meeting the minimum-timing condition of t(τ). The operating conditions
to set the flag must be met independently from this timing constraint. The deglitch circuitry is active only on negative transitions on
the URXD line.
RAM
PARAMETER
MIN
NOM
MAX
UNIT
V(RAMh)
CPU halted (see Note 1)
1.6
V
NOTES: 1. This parameter defines the minimum supply voltage VCC when the data in the program memory RAM remains unchanged. No
program execution should happen during this supply voltage condition.
POR brownout, reset (see Notes 1 and 2)
PARAMETER
td(BOR)
VCC(start)
V(B_IT−)
Vhys(B_IT−)
TEST CONDITIONS
MIN
dVCC/dt ≤ 3 V/s
Brownout
TYP
MAX
UNIT
2000
µs
0.7 × V(B_IT−)
dVCC/dt ≤ 3 V/s
dVCC/dt ≤ 3 V/s
70
130
V
1.71
V
180
mV
Pulse length needed at RST/NMI pin to accepted reset internally,
2
µs
VCC = 2.2 V/3 V
NOTES: 1. The current consumption of the brown-out module is already included in the ICC current consumption data.
2. During power up, the CPU begins code execution following a period of td(BOR) after VCC = V(B_IT−) + Vhys(B_IT−).
The default DCO settings must not be changed until VCC ≥ VCC(min). See the MSP430x1xx Family User’s Guide for more
information on the brownout circuit.
t(reset)
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
21
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (continued)
VCC
Vhys(B_IT−)
V(B_IT−)
VCC(start)
1
Set signal for
POR circuitry
0
td(BOR)
Figure 6. POR/Brownout Reset (BOR) vs Supply Voltage
VCC
3V
2
VCC(min)− V
V cc = 3.0 V
Typical Conditions
t pw
1.50
1
VCC(min)
0.50
0
0.001
1
1000
1ns
tpw − Pulse Width − µs
1ns
tpw − Pulse Width − µs
Figure 7. VCC(min) Level With a Square Voltage Drop to Generate a POR/Brownout Signal
VCC
VCC(min)− V
2
1.50
t pw
3V
V cc = 3.0 V
Typical Conditions
1
VCC(min)
0.50
0
0.001
tfall = trise
1
1000
tfall
trise
tpw − Pulse Width − µs
tpw − Pulse Width − µs
Figure 8. VCC(min) Level With a Triangle Voltage Drop to Generate a POR/Brownout Signal
22
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (continued)
crystal oscillator,LFXT1
PARAMETER
CXIN
Pin load
capacitance
TEST CONDITIONS
VCC
XTS=0; LF mode selected
MIN
TYP
MAX
UNIT
12
2.2 V / 3 V
pF
XTS=1; XT1 mode selected (see Note 1)
2
2.2 V / 3 V
Pin load
capacitance
XTS=0; LF mode selected
2.2 V / 3 V
12
CXOUT
XTS=1; XT1 mode selected (see Note 1)
2.2 V / 3 V
2
VIL
VIH
Input levels at XIN
see Note 2
2.2 V / 3 V
pF
VSS
0.8 × VCC
0.2 × VCC
V
VCC
V
NOTES: 1. Requires external capacitors at both terminals. Values are specified by crystal manufacturers.
2. Applies only when using an external logic-level clock source. Not applicable when using a crystal or resonator.
DCO
PARAMETER
TEST CONDITIONS
f(DCO03)
Rsel = 0, DCO = 3, MOD = 0, DCOR = 0,
TA = 25°C
f(DCO13)
Rsel = 1, DCO = 3, MOD = 0, DCOR = 0,
TA = 25°C
f(DCO23)
Rsel = 2, DCO = 3, MOD = 0, DCOR = 0,
TA = 25°C
f(DCO33)
Rsel = 3, DCO = 3, MOD = 0, DCOR = 0,
TA = 25°C
f(DCO43)
Rsel = 4, DCO = 3, MOD = 0, DCOR = 0,
TA = 25°C
f(DCO53)
Rsel = 5, DCO = 3, MOD = 0, DCOR = 0,
TA = 25°C
f(DCO63)
Rsel = 6, DCO = 3, MOD = 0, DCOR = 0,
TA = 25°C
f(DCO73)
Rsel = 7, DCO = 3, MOD = 0, DCOR = 0,
TA = 25°C
f(DCO77)
Rsel = 7, DCO = 7, MOD = 0, DCOR = 0,
TA = 25°C
f(DCO47)
Rsel = 4, DCO = 7, MOD = 0, DCOR = 0,
TA = 25°C
S(Rsel)
VCC
2.2 V
MIN
TYP
MAX
0.08
0.12
0.15
3V
0.08
0.13
0.16
2.2 V
0.14
0.19
0.23
3V
0.14
0.18
0.22
2.2 V
0.22
0.3
0.36
3V
0.22
0.28
0.34
2.2 V
0.37
0.49
0.59
3V
0.37
0.47
0.56
2.2 V
0.61
0.77
0.93
3V
0.61
0.75
0.9
2.2 V
1
1.2
1.5
3V
1
1.3
1.5
2.2 V
1.6
1.9
2.2
3V
1.69
2
2.29
2.2 V
2.4
2.9
3.4
3V
2.7
3.2
3.65
2.2 V
4
4.5
4.9
4.4
4.9
5.4
2.2 V/3 V
fDCO40
x1.7
fDCO40
x2.1
fDCO40
x2.5
SR = fRsel+1/fRsel
2.2 V/3 V
1.35
1.65
2
S(DCO)
SDCO = fDCO+1/fDCO
2.2 V/3 V
1.07
1.12
1.16
2.2 V
−0.31
−0.36
−0.4
Dt
Temperature drift, Rsel = 4, DCO = 3, MOD = 0 (see Note 1)
3V
−0.33
−0.38
−0.43
DV
Drift with VCC variation, Rsel = 4, DCO = 3, MOD = 0
(see Note 1)
3V
2.2 V/3 V
±5
UNIT
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
ratio
%/°C
%/V
NOTES: 1. These parameters are not production tested.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
23
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
f(DCOx7)
f(DCOx0)
Max
Min
Max
Min
ÎÎÎÎÎ
ÎÎÎÎÎÎ
1
f DCOCLK
Frequency Variance
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (continued)
ÎÎÎÎÎÎ
ÎÎÎÎ
2.2 V
0
3V
1
2
3
4
5
6
7
DCO Steps
VCC
Figure 9. DCO Characteristics
principle characteristics of the DCO
D Individual devices have a minimum and maximum operation frequency. The specified parameters for
fDCOx0 to fDCOx7 are valid for all devices.
D The DCO control bits DCO0, DCO1 and DCO2 have a step size as defined in parameter SDCO.
D The modulation control bits MOD0 to MOD4 select how often fDCO+1 is used within the period of 32 DCOCLK
cycles. fDCO is used for the remaining cycles. The frequency is an average = fDCO × (2MOD/32).
D All ranges selected by Rsel(n) overlap with Rsel(n+1): Rsel0 overlaps with Rsel1, ... Rsel6 overlaps with Rsel7.
wake-up from lower power modes (LPMx)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
t(LPM0)
t(LPM2)
VCC = 2.2 V/3 V
VCC = 2.2 V/3 V
VCC = 2.2 V/3 V
VCC = 2.2 V/3 V
6
t(LPM3)
f(MCLK) = 1 MHz,
f(MCLK) = 2 MHz,
f(MCLK) = 3 MHz,
VCC = 2.2 V/3 V
6
f(MCLK) = 1 MHz,
f(MCLK) = 2 MHz,
VCC = 2.2 V/3 V
VCC = 2.2 V/3 V
6
f(MCLK) = 3 MHz,
NOTES: 1. Parameter applicable only if DCOCLK is used for MCLK.
VCC = 2.2 V/3 V
6
t(LPM4)
24
Delay time (see Note 1)
POST OFFICE BOX 655303
UNIT
100
ns
100
• DALLAS, TEXAS 75265
6
6
µs
µs
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
electrical characteristics over recommended operating free-air temperature (unless otherwise
noted) (continued)
10-bit ADC, power supply and input range conditions (see Note 1)
PARAMETER
TEST CONDITIONS
VCC
Analog supply voltage
V(P6.x/Ax)
Analog input voltage
range (see Note 2)
IADC10
Operating supply current
into VCC terminal
(see Note 3)
fADC10CLK = 5.0 MHz
ADC10ON = 1, REFON = 0
ADC10SHT0=1, ADC10SHT1=0,
ADC10DIV=0
IREF+
Reference operating
supply current,
reference buffer disabled
(see Note 4)
fADC10CLK = 5.0 MHz
ADC10ON = 0,
REFON = 1, REF2_5V = x;
REFOUT = 0
IREFB
Reference buffer
operating supply current
(see Note 4)
fADC10CLK = 5.0 MHz
ADC10ON = 0,
REFON = 1, REF2_5V = 0
REFOUT = 1
Input capacitance
Only one terminal can be selected
at one time, Px.x/Ax
CI †
MIN
VSS = 0 V
All Ax terminals. Analog inputs
selected in ADC10AE register and PxSel.x=1
VSS ≤ VPx.x/Ax ≤ VCC
NOM
MAX
UNIT
2.2
3.6
V
0
VCC
V
2.2 V
0.52
1.05
0.6
1.2
0.25
0.4
ADC10SR = 0
1.1
1.4
ADC10SR = 1
0.46
0.55
mA
3V
2.2V/3 V
mA
mA
2.2 V
27
pF
RI†
Input MUX ON resistance 0V ≤ VAx ≤ VCC
3V
2000
Ω
† Not production tested, limits verified by design
NOTES: 1. The leakage current is defined in the leakage current table with Px.x/Ax parameter.
2. The analog input voltage range must be within the selected reference voltage range VR+ to VR− for valid conversion results.
3. The internal reference supply current is not included in current consumption parameter IADC10.
4. The internal reference current is supplied via terminal VCC. Consumption is independent of the ADC10ON control bit, unless a
conversion is active. The REFON bit enables the built-in reference to settle before starting an A/D conversion.
10-bit ADC, external reference (see Note 1)
PARAMETER
TEST CONDITIONS
MIN
NOM
MAX
UNIT
VeREF+
Positive external
reference voltage input
VeREF+ > VREF−/VeREF− (see Note 2)
1.4
VCC
V
VREF− /VeREF−
Negative external
reference voltage input
VeREF+ > VREF−/VeREF− (see Note 3)
0
1.2
V
(VeREF+ −
VREF−/VeREF−)
Differential external
reference voltage input
VeREF+ > VREF−/VeREF− (see Note 4)
1.4
VCC
V
IVeREF+
IVREF−/VeREF−
Static input current
0V ≤VeREF+ ≤ VCC
2.2 V/3 V
±1
µA
Static input current
0V ≤ VeREF− ≤ VCC
2.2 V/3 V
±1
µA
NOTES: 1. The external reference is used during conversion to charge and discharge the capacitance array. The input capacitance, CI, is also
the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the
recommendations on analog-source impedance to allow the charge to settle for 10-bit accuracy.
2. The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced
accuracy requirements.
3. The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced
accuracy requirements.
4. The accuracy limits minimum external differential reference voltage. Lower differential reference voltage levels may be applied with
reduced accuracy requirements.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
25
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
electrical characteristics over recommended operating free-air temperature (unless otherwise
noted) (continued)
10-bit ADC, built-in reference
PARAMETER
VREF+
Positive built-in reference
voltage output
VCC(min)
VCC minimum voltage,
Positive built-in reference
active
IVREF+
Load current out of VREF+
terminal
IL(VREF)+ †
Load-current regulation
VREF+ terminal
TEST CONDITIONS
MIN
NOM
MAX
REF2_5V = 1 for 2.5 V
IVREF+ ≤ IVREF+max
3V
2.35
2.5
2.65
REF2_5V = 0 for 1.5 V
IVREF+ ≤ IVREF+max
2.2 V/3 V
1.41
1.5
1.59
V
REF2_5V = 0, IVREF+ ≤ 1mA
2.2
REF2_5V = 1, IVREF+ ≤ 0.5mA
VREF+ + 0.15
2.2 V
IVREF+ = 500 µA ± 100 µA
Analog input voltage ~1.25 V;
REF2_5V = 1
V
VREF+ + 0.15
REF2_5V = 1, IVREF+ ≤ 1mA
IVREF+ = 500 µA +/− 100 µA
Analog input voltage ~0.75 V;
REF2_5V = 0
UNIT
±0.5
3V
±1
2.2 V
±2
3V
±2
3V
±2
mA
LSB
LSB
tDL(VREF) +‡
Load current regulation
VREF+ terminal
IVREF+ =100 µA → 900 µA,
VCC=3 V, Ax ~0.5 x VREF+
Error of conversion result ≤ 1 LSB
ADC10SR = 0
400
ADC10SR = 1
2000
CVREF+
Capacitance at pin VREF+
(see Note 1)
REFON =1, IVREF+ ≤ ±1 mA
2.2 V/3 V
100
pF
TREF+†
Temperature coefficient of
built-in reference
IVREF+ is a constant in the range of
0 mA ≤ IVREF+ ≤ 1 mA
2.2 V/3 V
±100
ppm/°C
IVREF+ = 0.5 mA,VREF+ = 1.5 V, VCC = 3.6 V,
REFON = 0 → 1
30
tREFON†
Settle time of internal
reference voltage and
VREF+
(see Note 2)
IVREF+ = 0.5 mA, VREF+ = 1.5 V,
VCC = 2.2 V, REFON = 1
ns
ADC10SR = 0
0.8
µss
ADC10SR = 1
2.5
† Not production tested, limits characterized
‡ Not production tested, limits verified by design
NOTES: 1. The capacitance applied to the internal buffer operational amplifier, if switched to terminal P2.4/TA2/A4/VREF+/VeREF+ (REFOUT=1),
must be limited; the reference buffer may become unstable otherwise.
NOTES: 2. The condition is that the error in a conversion started after tREFON is less than ±0.5 LSB.
26
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
electrical characteristics over recommended operating free-air temperature (unless otherwise
noted) (continued)
10-bit ADC, timing parameters
PARAMETER
TEST CONDITIONS
fADC10CLK
Error of conversion result ≤ ±1
LSB
fADC10OSC
ADC10DIV=0,
fADC10CLK=fADC10OSC
Internal oscillator,
fADC10OSC = 3.7 MHz to
6.3 MHz
tCONVERT
Conversion time
MIN
Turn on settling time of
the ADC
(see Note 1)
tSample‡
Sampling time
RS = 400 Ω, RI = 2000 Ω,
CI = 20 pF (see Note 2)
MAX
UNIT
ADC10SR = 0
0.450
6.3
ADC10SR = 1
0.450
1.5
2.2 V/ 3V
3.7
6.3
MHz
2.2 V/ 3 V
2.06
3.51
µs
External fADC10CLK from ACLK, MCLK or SMCLK:
ADC10SSEL ≠ 0
tADC10ON‡
NOM
13×ADC10DIV×
1/fADC10CLK
µs
100
3V
1400
2.2 V
1400
MHz
ns
ns
† Not production tested, limits characterized
‡ Not production tested, limits verified by design
NOTES: 1. The condition is that the error in a conversion started after tADC10ON is less than ±0.5 LSB. The reference and input signal are already
settled.
2. Approximately eight Tau (τ) are needed to get an error of less than ±0.5 LSB.
tSample = ln(2n+1) x (RS + RI) x CI+ 800 ns. (ADC10SR = 0, n = ADC resolution = 10, RS = external source resistance)
tSample = ln(2n+1) x (RS + RI) x CI+ 2.5 µs. (ADC10SR = 1, n = ADC resolution = 10, RS = external source resistance)
10-bit ADC, linearity parameters
PARAMETER
EI
Integral linearity error
ED
TEST CONDITIONS
1.4 V ≤ (VeREF+ − VREF−/VeREF−) min ≤ 1.6 V
MIN
1.6 V < (VeREF+ − VREF−/VeREF−) min ≤ [VCC]
2.2 V/3 V
Differential linearity
error
(VeREF+ − VREF−/VeREF−)min ≤ (VeREF+ − VREF−/VeREF−)
2.2 V/3 V
EO
Offset error
(VeREF+ − VREF−/VeREF−)min ≤ (VeREF+ − VREF−/VeREF−),
Internal impedance of source RS < 100 Ω,
2.2 V/3 V
EG
Gain error
(VeREF+ − VREF−/VeREF−)min ≤ (VeREF+ − VREF−/VeREF−),
ET
Total unadjusted
error
(VeREF+ − VREF−/VeREF−)min ≤ (VeREF+ − VREF−/VeREF−),
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
NOM
MAX
±1
UNIT
±1
LSB
±1
LSB
±2
±4
LSB
2.2 V/3 V
±1.1
±2
LSB
2.2 V/3 V
±2
±5
LSB
27
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
electrical characteristics over recommended operating free-air temperature (unless otherwise
noted) (continued)
10-bit ADC, temperature sensor and built-in VMID
PARAMETER
TEST CONDITIONS
MIN
NOM
MAX
REFON = 0, INCH = 0Ah,
ADC10ON=NA, TA = 25_C
2.2 V
40
120
3V
60
160
VSENSOR†
ADC10ON = 1, INCH = 0Ah,
TA = 0°C
2.2 V
986
986±5%
3V
986
986±5%
TCSENSOR†
2.2 V
3.55
3.55±3%
ADC10ON = 1, INCH = 0Ah
3V
3.55
3.55±3%
ISENSOR
Operating supply current into
VCC terminal (see Note 1)
2.2 V
30
3V
30
tSENSOR(sample)†
Sample time required if channel
10 is selected (see Note 2)
ADC10ON = 1, INCH = 0Ah,
Error of conversion result ≤ 1 LSB
IVMID
Current into divider at channel 11
(see Note 3)
ADC10ON = 1, INCH = 0Bh,
1.1
1.1±0.04
VCC divider at channel 11
ADC10ON = 1, INCH = 0Bh,
VMID is ~0.5 x VCC
2.2 V
VMID
3V
1.5
1.50±0.04
tVMID(sample)
Sample time required if channel
11 is selected (see Note 4)
ADC10ON = 1, INCH = 0Bh,
Error of conversion result ≤ 1 LSB
2.2 V
1400
3V
1220
UNIT
µA
A
mV
mV/°C
µss
2.2 V
NA
3V
NA
A
µA
V
ns
† Not production tested, limits characterized
NOTES: 1. The sensor current ISENSOR is consumed if (ADC10ON = 1 and REFON = 1), or (ADC10ON=1 and INCH=0Ah and sample signal
is high). Therefore it includes the constant current through the sensor and the reference.
2. The typical equivalent impedance of the sensor is 51 kΩ. The sample time required includes the sensor-on time tSENSOR(on).
3. No additional current is needed. The VMID is used during sampling.
4. The on-time tVMID(on) is included in the sampling time tVMID(sample); no additional on time is needed.
28
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
electrical characteristics over recommended operating free-air temperature (unless otherwise
noted) (continued)
Flash Memory
TEST
CONDITIONS
PARAMETER
VCC(PGM/
ERASE)
VCC
MIN
NOM
MAX
UNIT
Program and Erase supply voltage
2.7
3.6
V
fFTG
IPGM
Flash Timing Generator frequency
257
476
kHz
Supply current from VCC during program
2.7 V/ 3.6 V
3
5
mA
IERASE
tCPT
Supply current from VCC during erase
2.7 V/ 3.6 V
3
7
mA
Cumulative program time
see Note 1
2.7 V/ 3.6 V
4
ms
tCMErase
Cumulative mass erase time
see Note 2
2.7 V/ 3.6 V
Program/Erase endurance
TJ = 25°C
200
104
ms
105
tRetention
Data retention duration
tWord
tBlock, 0
Word or byte program time
Block program time for 1st byte or word
tBlock, 1-63
tBlock, End
Block program time for each additional byte or word
tMass Erase
tSeg Erase
Mass erase time
5297
Segment erase time
4819
Block program end-sequence wait time
cycles
100
years
35
30
21
see Note 3
tFTG
6
NOTES: 1. The cumulative program time must not be exceeded during a block-write operation. This parameter is only relevant if the block write
feature is used.
2. The mass erase duration generated by the flash timing generator is at least 11.1ms ( = 5297x1/fFTG,max = 5297x1/476kHz). To
achieve the required cumulative mass erase time the Flash Controller’s mass erase operation can be repeated until this time is met.
(A worst case minimum of 19 cycles are required).
3. These values are hardwired into the Flash Controller’s state machine; tFTG = 1/fFTG.
JTAG Interface
TEST
CONDITIONS
PARAMETER
fTCK
TCK input frequency
see Note 1
RInternal
Internal pull-up resistance on TMS, TCK, TDI/TCLK
see Note 2
VCC
MIN
2.2 V
0
NOM
MAX
UNIT
5
MHz
3V
0
10
MHz
2.2 V/ 3 V
25
60
90
kΩ
MIN
NOM
MAX
NOTES: 1. fTCK may be restricted to meet the timing requirements of the module selected.
2. TMS, TDI/TCLK, and TCK pull-up resistors are implemented in all Flash versions.
JTAG Fuse (see Note 1)
TEST
CONDITIONS
PARAMETER
VCC(FB)
VFB
Supply voltage during fuse-blow condition
IFB
tFB
Supply current into TEST during fuse blow
TA = 25°C
Voltage level on TEST for fuse-blow
VCC
2.5
6
Time to blow fuse
UNIT
V
7
V
100
mA
1
ms
NOTES: 1. Once the fuse is blown, no further access to the MSP430 JTAG/Test and emulation features is possible. The JTAG block is switched
to bypass mode.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
29
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
APPLICATION INFORMATION
input/output schematic
Port P1, P1.0 to P1.3, input/output with Schmitt-trigger
P1SEL.x
0
P1DIR.x
1
Direction Control
From Module
0
P1OUT.x
Pad Logic
1
Module X OUT
P1.0/TACLK/ADC10CLK
P1.1/TA0
P1.2/TA1
P1.3/TA2
P1IN.x
EN
D
Module X IN
P1IRQ.x
P1IE.x
P1IFG.x
Q
Interrupt
Edge
Select
EN
Set
Interrupt
Flag
P1IES.x
P1SEL.x
NOTE: x = Bit/identifier, 0 to 3 for port P1
PnSel.x
PnDIR.x
DIRECTION
CONTROL FROM
MODULE
PnOUT.x
MODULE X OUT
PnIN.x
MODULE X IN
PnIE.x
PnIFG.x
PnIES.x
P1Sel.0
P1DIR.0
P1DIR.0
P1OUT.0
P1IN.0
P1IFG.0
P1IES.0
P1DIR.1
P1DIR.1
P1OUT.1
TACLK†
CCI0A†
P1IE.0
P1Sel.1
ADC10CLK
Out0 signal†
P1IE.1
P1IFG.1
P1IES.1
CCI1A†
CCI2A†
P1IE.2
P1IFG.2
P1IES.2
P1IE.3
P1IFG.3
P1IES.3
P1Sel.2
P1DIR.2
P1DIR.2
P1OUT.2
P1Sel.3
P1DIR.3
P1DIR.3
P1OUT.3
Out1 signal†
Out2 signal†
P1IN.1
P1IN.2
P1IN.3
† Signal from or to Timer_A
30
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
APPLICATION INFORMATION
input/output schematic (continued)
Port P1, P1.4 to P1.7, input/output with Schmitt-trigger and in-system access features
P1SEL.x
0
P1DIR.x
1
Direction Control
From Module
0
P1OUT.x
Pad Logic
P1.4−P1.7
1
Module X OUT
TST
Bus Keeper
P1IN.x
EN
Module X IN
P1IRQ.x
DVCC
D
P1IE.x
P1IFG.x
Q
Set
Interrupt
Flag
TEST
60 kΩ
Typical
Interrupt
Edge
Select
EN
Bum
and
Test Fuse
Control by
JTAG
P1IES.x
P1SEL.x
P1.x
TDO
Controlled By JTAG
P1.7/TA2/TDO/TDI
Controlled by JTAG
TDI
P1.x
TST
P1.6/TA1/TDI/TCLK
NOTE: The test pin should be protected from potential EMI
and ESD voltage spikes. This may require a smaller
external pulldown resistor in some applications.
P1.x
TST
TMS
P1.5/TA0/TMS
x = Bit identifier, 4 to 7 for port P1
During programming activity and during blowing
the fuse, the pin TDO/TDI is used to apply the test
input for JTAG circuitry.
P1.x
TST
TCK
P1.4/SMCLK/TCK
PnSel.x
PnDIR.x
DIRECTION
CONTROL
FROM MODULE
PnOUT.x
MODULE X OUT
PnIN.x
MODULE X IN
PnIE.x
PnIFG.x
PnIES.x
P1Sel.4
P1DIR.4
P1DIR.4
P1OUT.4
SMCLK
P1IN.4
unused
P1IE.4
P1IFG.4
P1IES.4
P1IN.5
unused
P1IE.5
P1IFG.5
P1IES.5
P1IN.6
unused
P1IE.6
P1IFG.6
P1IES.6
P1IN.7
unused
P1IE.7
P1IFG.7
P1IES.7
P1Sel.5
P1DIR.5
P1DIR.5
P1OUT.5
P1Sel.6
P1DIR.6
P1DIR.6
P1OUT.6
Out0 signal†
Out1 signal†
P1OUT.7
Out2 signal†
P1Sel.7 P1DIR.7
P1DIR.7
† Signal from or to Timer_A
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
31
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
APPLICATION INFORMATION
input/output schematic (continued)
Port P2, P2.0 to P2.2, input/output with Schmitt-trigger
a0, or a1, or a2
selected in
ADC10
a0, or a1, or a2
to ADC10,
ADC10AE.x
Pad Logic
P2SEL.x
0: input
1: output
0
P2DIR.x
1
Direction Control
From Module
0
P2OUT.x
1
Module X Out
Bus
Keeper
P2.0/ACLK/A0
P2.1/INCLK/A1
P2IN.x
P2.2/TA0/A2
EN
Module X In
D
P2IE.x
P2IRQ.x
P2IFG.x
Q
EN
Interrupt
Edge
Select
Set
P2IES.x
NOTE: 0≤ x ≤ 2
P2SEL.x
PnSel.x
PnDIR.x
DIRECTION
CONTROL
FROM MODULE
PnOUT.x
MODULE X OUT
PnIN.x
MODULE X IN
PnIE.x
PnIFG.x
PnIES.x
P2Sel.0
P2DIR.0
P2DIR.0
P2OUT.0
ACLK†
P2IN.0
P2IFG.0
P1IES.0
P2DIR.1
P2DIR.1
P2OUT.1
P2IN.1
P2IE.1
P2IFG.1
P1IES.1
P2Sel.2
† Timer_A
P2DIR.2
P2DIR.2
P2OUT.2
VSS
OUT0 signal†
unused
INCLK†
CCI0B†
P2IE.0
P2Sel.1
P2IE.2
P2IFG.2
P1IES.2
32
POST OFFICE BOX 655303
P2IN.2
• DALLAS, TEXAS 75265
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
APPLICATION INFORMATION
input/output schematic (continued)
Port P2, P2.3 to P2.4, input/output with Schmitt-trigger
Pad Logic
a3 Selected
to ADC10, a3
ADC10AE.3
P2SEL.3
0: input
1: output
0
P2DIR.3
1
P2DIR.3
0
P2OUT.3
1
Module X Out
P2IN.4
Bus
Keeper
P2.3/
TA1/
A3/
V REF− /V eREF−
EN
Module X In
D
P2IE.4
P2IRQ.07
Q
P2IFG.4
EN
Set
Interrupt
Edge
Select
P2IES.x
P2SEL.x
AVCC
AVCC
Reference Circuit
in ADC10 Module
REF+
a10 on REFON
ON
ON REF_x
Typ.
1.25 V
+
_
AV SS
OUT
0
0,4
0
1
1,5
2_5 V
SREF
SREF.2
ADC10
ADC10
CTL0.12..14)
CTL0.14)
V +
V −
R
R
Pad Logic
a4 Selected
to ADC10, a4
ADC10AE.4
P2SEL.4
0: input
1: output
0
P2DIR.4
1
P2DIR.4
0
P2OUT.4
1
Module X Out
P2IN.4
Bus
Keeper
P2.4/
TA2/
A4/
V
REF+ /
V eREF+
EN
Unused
D
P2IE.4
P2IRQ.07
P2IFG.4
Q
EN
Set
Interrupt
Edge
Select
P2IES.4
P2SEL.4
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
33
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
APPLICATION INFORMATION
Port P2, P2.3 to P2.4, input/output with Schmitt-trigger (continued)
PnSel.x
PnDIR.x
DIRECTION
CONTROL
FROM MODULE
PnOUT.x
MODULE X OUT
PnIN.x
MODULE X IN
PnIE.x
PnIFG.x
PnIES.x
P2Sel.3
P2DIR.3
P2DIR.3
P2OUT.3
P2IN.3
CCI1B†
P2IE.3
P2IFG.3
P1IES.3
P2Sel.4
† Timer_A
P2DIR.4
P2DIR.4
P2OUT.4
Out1 signal†
Out2 signal†
P2IN.4
Unused
P2IE.4
P2IFG.4
P1IES.4
input/output schematic (continued)
Port P2, P2.5, input/output with Schmitt-trigger and ROSC function for the Basic Clock Module
P2SEL.5
0: Input
1: Output
0
P2DIR.5
Pad Logic
1
Direction Control
From Module
0
P2OUT.5
P2.5/ROSC
1
Module X OUT
Bus Keeper
P2IN.5
EN
Module X IN
P2IRQ.5
D
P2IE.5
P2IFG.5
Q
EN
Set
Interrupt
Flag
Internal to
Basic Clock
Module
0
VCC
Interrupt
Edge
Select
P2IES.5
1
DC
Generator
DCOR
P2SEL.5
NOTE: DCOR: Control bit from Basic Clock Module: if it is set P2.5 is disconnected from P2.5 pad.
PnSel.x
PnDIR.x
DIRECTION
CONTROL
FROM MODULE
PnOUT.x
MODULE X OUT
PnIN.x
MODULE X IN
PnIE.x
PnIFG.x
PnIES.x
P2Sel.5
P2DIR.5
P2DIR.5
P2OUT.5
VSS
P2IN.5
unused
P2IE.5
P2IFG.5
P2IES.5
34
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
APPLICATION INFORMATION
input/output schematic (continued)
Port P2, unbonded bits P2.6 and P2.7
P2SEL.x
0: Input
1: Output
0
P2DIR.x
1
Direction Control
From Module
0
P2OUT.x
1
Module X OUT
P2IN.x
Node Is Reset With PUC
EN
Bus Keeper
Module X IN
P2IRQ.x
D
P2IE.x
P2IFG.x
PUC
Interrupt
Edge
Select
EN
Q
Set
Interrupt
Flag
P2IES.x
P2SEL.x
NOTE: x = Bit/identifier, 6 to 7 for port P2 without external pins
P2Sel.x
P2DIR.x
DIRECTION
CONTROL
FROM MODULE
P2OUT.x
MODULE X OUT
P2IN.x
MODULE X IN
P2IE.x
P2IFG.x
P2IES.x
P2Sel.6
P2DIR.6
P2DIR.6
P2OUT.6
unused
P2IE.6
P2IFG.6
P2IES.6
P2DIR.7
P2DIR.7
P2OUT.7
VSS
VSS
P2IN.6
P2Sel.7
P2IN.7
unused
P2IE.7
P2IFG.7
P2IES.7
NOTE: Unbonded bits 6 and 7 of port P2 can be used as interrupt flags. Only software can affect the interrupt flags. They work as software
interrupts.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
35
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
APPLICATION INFORMATION
input/output schematic (continued)
port P3, P3.0, P3.6 and P3.7 input/output with Schmitt-trigger
a5, or a6, or a7
selected in
ADC10
To ADC10
a5, or a6, or a7
ADC10AE.x
Pad Logic
P3SEL.x
0: input
1: output
0
P3DIR.x
1
Direction Control
From Module
0
P3OUT.x
1
Module X Out
Bus
Keeper
P3.0/STE0/A5
P3.6/A6
P3IN.x
P3.7/A7
EN
Module X In
D
NOTE: x (0,6,7)
PnSel.x
PnDIR.x
P3Sel.0
P3DIR.0
P3Sel.6
P3DIR.1
P3Sel.7
† USART0
P3DIR.2
36
Direction Control
From Module
PnOUT.x
Module X OUT
PnIN.x
VSS
P3DIR.6
P3OUT.0
VSS
VSS
P3IN.0
STE0†
P3OUT.6
P3IN.6
Unused
P3DIR.7
P3OUT.7
VSS
P3IN.7
Unused
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
Module X IN
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
APPLICATION INFORMATION
input/output schematic (continued)
port P3, P3.1 input/output with Schmitt-trigger
P3SEL.1
SYNC
MM
STC
STE
0
P3DIR.1
0: Input
1: Output
1
DCM_SIMO
Pad Logic
P3.1/SIMO0
0
P3OUT1
(SI)MO0
From USART0
1
P3IN.1
EN
SI(MO)0
To USART0
D
port P3, P3.2, input/output with Schmitt-trigger
P3SEL.2
SYNC
MM
STC
STE
0
P3DIR.2
0: Input
1: Output
1
DCM_SOMI
Pad Logic
P3.2/SOMI0
0
P3OUT.2
SO(MI)0
From USART0
1
P3IN.2
EN
(SO)MI0
To USART0
D
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
37
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
APPLICATION INFORMATION
input/output schematic (continued)
port P3, P3.3, input/output with Schmitt-trigger
P3SEL.3
0
P3DIR.3
SYNC
MM
0: Input
1: Output
1
DCM_UCLK
Pad Logic
STC
STE
P3.3/UCLK0
0
P3OUT.3
UCLK.0
From USART0
1
P3IN.3
EN
UCLK0
D
To USART0
NOTE: UART mode:
The UART clock can only be an input. If UART mode and UART function are selected, the P3.3/UCLK0 is always
an input.
SPI, slave mode:
The clock applied to UCLK0 is used to shift data in and out.
SPI, master mode: The clock to shift data in and out is supplied to connected devices on pin P3.3/UCLK0 (in slave mode).
port P3, P3.4, and P3.5 input/output with Schmitt-trigger
P3SEL.x
0
P3DIR.x
Direction Control
From Module
0: Input
1: Output
1
Pad Logic
0
P3OUT.x
Module X OUT
1
P3.4/UTXD0
P3.5/URXD0
P3IN.x
EN
D
Module X IN
x {4,5}
PnSel.x
PnDIR.x
P3Sel.4
P3DIR.4
P3Sel.5
P3DIR.5
† Output from USART0 module
‡ Input to USART0 module
38
DIRECTION
CONTROL
FROM MODULE
VCC
VSS
PnOUT.x
MODULE X OUT
PnIN.x
MODULE X IN
P3OUT.4
UTXD0†
P3IN.4
P3OUT.5
VSS
P3IN.5
Unused
URXD0‡
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
APPLICATION INFORMATION
JTAG fuse check mode
MSP430 devices that have the fuse on the TEST terminal have a fuse check mode that tests the continuity of
the fuse the first time the JTAG port is accessed after a power-on reset (POR). When activated, a fuse check
current, ITF , of 1 mA at 3 V, 2.5 mA at 5 V can flow from the TEST pin to ground if the fuse is not burned. Care
must be taken to avoid accidentally activating the fuse check mode and increasing overall system power
consumption.
When the TEST pin is taken back low after a test or programming session, the fuse check mode and sense
currents are terminated.
Activation of the fuse check mode occurs with the first negative edge on the TMS pin after power up or if TMS
is being held low during power up. The second positive edge on the TMS pin deactivates the fuse check mode.
After deactivation, the fuse check mode remains inactive until another POR occurs. After each POR the fuse
check mode has the potential to be activated.
The fuse check current will only flow when the fuse check mode is active and the TMS pin is in a low state (see
Figure 10). Therefore, the additional current flow can be prevented by holding the TMS pin high (default
condition).
Time TMS Goes Low After POR
TMS
ITEST
ITF
Figure 10. Fuse Check Mode Current, MSP430F11x2, MSP430F12x2
The JTAG pins are terminated internally, and therefore do not require external termination.
NOTE:
The CODE and RAM data protection is ensured if the JTAG fuse is blown and the 256-bit bootloader
access key is used. Also, see the bootstrap loader section for more information.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
39
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
MECHANICAL DATA
DW (R-PDSO-G**)
PLASTIC SMALL-OUTLINE PACKAGE
16 PINS SHOWN
0.050 (1,27)
0.020 (0,51)
0.014 (0,35)
16
0.010 (0,25) M
9
0.419 (10,65)
0.400 (10,15)
0.010 (0,25) NOM
0.299 (7,59)
0.291 (7,39)
Gage Plane
0.010 (0,25)
1
8
0°−ā 8°
A
0.050 (1,27)
0.016 (0,40)
Seating Plane
0.104 (2,65) MAX
0.012 (0,30)
0.004 (0,10)
PINS **
0.004 (0,10)
16
20
24
28
A MAX
0.410
(10,41)
0.510
(12,95)
0.610
(15,49)
0.710
(18,03)
A MIN
0.400
(10,16)
0.500
(12,70)
0.600
(15,24)
0.700
(17,78)
DIM
4040000 / D 01/00
NOTES: A.
B.
C.
D.
40
All linear dimensions are in inches (millimeters).
This drawing is subject to change without notice.
Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
Falls within JEDEC MS-013
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
PW (R-PDSO-G**)
PLASTIC SMALL-OUTLINE PACKAGE
14 PINS SHOWN
0,30
0,19
0,65
14
0,10 M
8
0,15 NOM
4,50
4,30
6,60
6,20
Gage Plane
0,25
1
7
0°−ā 8°
A
0,75
0,50
Seating Plane
0,15
0,05
1,20 MAX
PINS **
0,10
8
14
16
20
24
28
A MAX
3,10
5,10
5,10
6,60
7,90
9,80
A MIN
2,90
4,90
4,90
6,40
7,70
9,60
DIM
4040064/F 01/97
NOTES: A.
B.
C.
D.
All linear dimensions are in millimeters.
This drawing is subject to change without notice.
Body dimensions do not include mold flash or protrusion not to exceed 0,15.
Falls within JEDEC MO-153
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
41
SLAS361C − JANUARY 2002 − REVISED DECEMBER 2003
RHB (S−PQFP−N32)
PLASTIC QUAD FLATPACK
5,00
A
B
5,00
ÇÇÇÇÇ
ÇÇÇÇÇ
ÇÇÇÇÇ
ÇÇÇÇÇ
32
1
PIN 1
INDEX AREA
1,00
0,80
0,20 REF
C
SEATING PLANE
0,08 C
0,05 MAX
3,25
SQ
3,00
PIN 1
IDENTIFIER
1
0,23
32X
0,50
0,30
32
0,18
0,23
4X 3,50
0,18
0,50
EXPOSED THERMAL
DIE PAD
D
32X
0,30
0,18
0,10 M C A B
4204326/A 04/02
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. QFN (Quad Flatpack No−Lead) Package configuration.
D. The Package thermal performance may be enhanced by bonding the thermal die pad to an external thermal plane. This pad is
electrically and thermally connected to the backside of the die and possibly selected ground leads.
E. Falls within JEDEC MO−220.
42
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
MECHANICAL DATA
MTSS001C – JANUARY 1995 – REVISED FEBRUARY 1999
PW (R-PDSO-G**)
PLASTIC SMALL-OUTLINE PACKAGE
14 PINS SHOWN
0,30
0,19
0,65
14
0,10 M
8
0,15 NOM
4,50
4,30
6,60
6,20
Gage Plane
0,25
1
7
0°– 8°
A
0,75
0,50
Seating Plane
0,15
0,05
1,20 MAX
PINS **
0,10
8
14
16
20
24
28
A MAX
3,10
5,10
5,10
6,60
7,90
9,80
A MIN
2,90
4,90
4,90
6,40
7,70
9,60
DIM
4040064/F 01/97
NOTES: A.
B.
C.
D.
All linear dimensions are in millimeters.
This drawing is subject to change without notice.
Body dimensions do not include mold flash or protrusion not to exceed 0,15.
Falls within JEDEC MO-153
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms
and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty. Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. To minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding third-party products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Following are URLs where you can obtain information on other Texas Instruments products and application
solutions:
Products
Applications
Amplifiers
amplifier.ti.com
Audio
www.ti.com/audio
Data Converters
dataconverter.ti.com
Automotive
www.ti.com/automotive
DSP
dsp.ti.com
Broadband
www.ti.com/broadband
Interface
interface.ti.com
Digital Control
www.ti.com/digitalcontrol
Logic
logic.ti.com
Military
www.ti.com/military
Power Mgmt
power.ti.com
Optical Networking
www.ti.com/opticalnetwork
Microcontrollers
microcontroller.ti.com
Security
www.ti.com/security
Telephony
www.ti.com/telephony
Video & Imaging
www.ti.com/video
Wireless
www.ti.com/wireless
Mailing Address:
Texas Instruments
Post Office Box 655303 Dallas, Texas 75265
Copyright 2004, Texas Instruments Incorporated