DAC ® DAC 761 761 DAC7615 5 5 Quad, Serial Input, 12-Bit, Voltage Output DIGITAL-TO-ANALOG CONVERTER FEATURES APPLICATIONS ● LOW POWER: 20mW ● UNIPOLAR OR BIPOLAR OPERATION ● PROCESS CONTROL ● SETTLING TIME: 10µs to 0.012% ● ATE PIN ELECTRONICS ● CLOSED-LOOP SERVO-CONTROL ● 12-BIT LINEARITY AND MONOTONICITY: –40°C to +85°C ● MOTOR CONTROL ● DATA ACQUISITION SYSTEMS ● DOUBLE-BUFFERED DATA INPUTS ● DAC-PER-PIN PROGRAMMERS ● SMALL 20-LEAD SSOP PACKAGE for simultaneous update of all DAC outputs. The device can be powered from a single +5V supply or from dual +5V and –5V supplies. DESCRIPTION The DAC7615 is a quad, serial input, 12-bit, voltage output digital-to-analog converter (DAC) with guaranteed 12-bit monotonic performance over the –40°C to +85°C temperature range. An asynchronous reset clears all registers to either mid-scale (800H) or zeroscale (000H), selectable via the RESETSEL pin. The individual DAC inputs are double buffered to allow Low power and small size makes the DAC7615 ideal for automatic test equipment, DAC-per-pin programmers, data acquisition systems, and closed-loop servocontrol. The device is available in 16-pin plastic DIP, 16-lead SOIC, and 20-lead SSOP packages and is guaranteed over the –40°C to +85°C temperature range. VDD GND VREFH Input Register A DAC Register A DAC A Input Register B DAC Register B DAC B Input Register C DAC Register C DAC C Input Register D DAC Register D DAC D VOUTA SDI Serial-toParallel Shift Register CLK CS DAC Select LOADREG VOUTB 12 RESETSEL RESET LOADDACS VOUTC VOUTD VREFL VSS International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111 Internet: http://www.burr-brown.com/ • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132 © 1998 Burr-Brown Corporation SBAS091 PDS-1443C Printed in U.S.A. November, 1998 SPECIFICATIONS At TA = –40°C to +85°C, VDD = +5V, VSS = –5V, VREFH = +2.5V, and VREFL = –2.5V, unless otherwise noted. DAC7615E, P, U PARAMETER CONDITIONS MIN TYP DAC7615EB, PB, UB MAX MIN TYP MAX UNITS ACCURACY Linearity Error(1) Linearity Matching(3) Differential Linearity Error VSS = 0V or –5V ±2 ±1 LSB(2) VSS = 0V or –5V ±2 ±1 LSB VSS = 0V or –5V ±1 ±1 LSB ✻ LSB Monotonicity ✻ 12 Zero-Scale Error Zero-Scale Drift 2 Code = FFFH Full-Scale Matching(3) Zero-Scale Error Code = 00AH, VSS = 0V Zero-Scale Drift VSS = 0V Zero-Scale Matching(3) Full-Scale Error Full-Scale Matching(3) ✻ ppm/°C ±2 ✻ ±1 LSB ±4 ✻ LSB ±2 ±1 LSB 5 Zero-Scale Matching(3) Full-Scale Error Bits ±4 Code = 000H ±8 5 ✻ 10 ✻ LSB ✻ ppm/°C LSB VSS = 0V ±4 ±2 Code = FFFH, VSS = 0V ±8 ✻ LSB VSS = 0V ±4 ±2 LSB Power Supply Rejection ✻ 30 ppm/V ANALOG OUTPUT Voltage Output(4) VSS = 0V or –5V Output Current VREFL VREFH ✻ ✻ V –1.25 +1.25 ✻ ✻ mA 100 ✻ pF Short-Circuit Current +5, –15 ✻ mA Short-Circuit Duration Indefinite ✻ Load Capacitance No Oscillation REFERENCE INPUT VREFH Input Range VSS = 0V or –5V VREFL+1.25 +2.5 ✻ ✻ V VREFL Input Range VSS = 0V 0 VREFH–1.25 ✻ ✻ V VREFL Input Range VSS = –5V –2.5 VREFH–1.25 ✻ ✻ V DYNAMIC PERFORMANCE To ±0.012% Settling Time(5) Channel-to-Channel Crosstalk 5 Full-Scale Step ✻ 10 ✻ µs 0.1 ✻ LSB 40 ✻ nV/√Hz On Any Other DAC, RL = 2kΩ Output Noise Voltage Bandwidth: 0Hz to 1MHz DIGITAL INPUT/OUTPUT Logic Family ✻ TTL-Compatible CMOS Logic Levels VIH | IIH | ≤ 10µA 2.4 VDD+0.3 ✻ ✻ V VIL | IIL | ≤ 10µA –0.3 0.8 ✻ ✻ V V Data Format ✻ Straight Binary POWER SUPPLY REQUIREMENTS VDD If VSS ≠ 0V VSS 4.75 5.25 ✻ ✻ –5.25 –4.75 ✻ ✻ V ✻ mA IDD 1.5 ISS –2.1 Power Dissipation ✻ 1.9 ✻ –1.6 ✻ mA VSS = –5V 15 20 ✻ ✻ mW VSS = 0V 7.5 10 ✻ ✻ mW ✻ °C TEMPERATURE RANGE Specified Performance –40 +85 ✻ ✻ Specification same as grade to the left. NOTES: (1) If VSS = 0V, specification applies at code 00AH and above. (2) LSB means Least Significant Bit, with VREFH equal to +2.5V and VREFL equal to –2.5V, one LSB is 1.22mV. (3) All DAC outputs will match within the specified error band. (4) Ideal output voltage, does not take into account zero or full-scale error. (5) If VSS = –5V, full-scale step from code 000H to FFF H or vice-versa. If VSS = 0V, full-scale positive step from code 000H to FFFH and negative step from code FFFH to 00AH . The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user’s own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems. ® DAC7615 2 ABSOLUTE MAXIMUM RATINGS(1) ELECTROSTATIC DISCHARGE SENSITIVITY VDD to VSS ........................................................................... –0.3V to +11V VDD to GND ........................................................................ –0.3V to +5.5V VREFL to VSS ............................................................... –0.3V to (VDD – VSS) VDD to VREFH .............................................................. –0.3V to (VDD – VSS) VREFH to VREFL ............................................................ –0.3V to (VDD – VSS) Digital Input Voltage to GND ...................................... –0.3V to VDD + 0.3V Maximum Junction Temperature ................................................... +150°C Operating Temperature Range ......................................... –40°C to +85°C Storage Temperature Range .......................................... –65°C to +150°C Lead Temperature (soldering, 10s) ............................................... +300°C This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. NOTE: (1) Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability. PACKAGE/ORDERING INFORMATION MAXIMUM LINEARITY ERROR (LSB) MAXIMUM DIFFERENTIAL LINEARITY (LSB) DAC7615P DAC7615PB ±2 " DAC7615U PRODUCT PACKAGE PACKAGE DRAWING NUMBER(1) SPECIFICATION TEMPERATURE RANGE ±1 16-Pin DIP 180 –40°C to +85°C " " " " ±2 ±1 16-Lead SOIC 211 –40°C to +85°C " " " " " " DAC7615UB ±1 ±1 16-Lead SOIC 211 –40°C to +85°C " " " " " " ±2 ±1 20-Lead SSOP 334 –40°C to +85°C " " " " " DAC7615E " DAC7615EB ±1 ±1 20-Lead SSOP 334 –40°C to +85°C " " " " " " ORDERING NUMBER(2) TRANSPORT MEDIA DAC7615P DAC7615PB Rails Rails DAC7615U DAC7615U/1K DAC7615UB DAC7615UB/1K Rails Tape and Reel Rails Tape and Reel DAC7615E DAC7615E/1K DAC7615EB DAC7615EB/1K Rails Tape and Reel Rails Tape and Reel NOTES: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book. (2) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /1K indicates 1000 devices per reel). Ordering 1000 pieces of “DAC7615EB/1K” will get a single 1000-piece Tape and Reel. For detailed Tape and Reel mechanical information, refer to Appendix B of Burr-Brown IC Data Book. ® 3 DAC7615 PIN CONFIGURATION—P, U Packages Top View PIN CONFIGURATION—E Package Top View PDIP, SOIC VDD 1 16 RESETSEL VOUTD 2 15 VOUTC 3 VREFL 4 DAC7615P, U SSOP VDD 1 20 RESETSEL RESET VOUTD 2 19 RESET 14 LOADREG VOUTC 3 18 LOADREG 13 LOADDACS VREFL 4 17 LOADDACS 12 CS NIC 5 16 NIC VREFH 5 VOUTB 6 11 CLK NIC 6 15 NIC VOUTA 7 10 SDI VREFH 7 14 CS VSS 8 9 GND VOUTB 8 13 CLK VOUTA 9 12 SDI VSS 10 11 GND DAC7615E PIN DESCRIPTIONS—E Package PIN DESCRIPTIONS—P, U Packages DESCRIPTION PIN Positive Analog Supply Voltage, +5V nominal. 1 VDD VOUTD DAC D Voltage Output 2 VOUTD DAC D Voltage Output VOUTC DAC C Voltage Output 3 VOUTC DAC C Voltage Output 4 VREFL Reference Input Voltage Low. Sets minimum output voltage for all DACs. 4 VREFL Reference Input Voltage Low. Sets minimum output voltage for all DACs. 5 VREFH Reference Input Voltage High. Sets maximum output voltage for all DACs. 5 NIC 6 NIC DAC A Voltage Output 7 VREFH Negative Analog Supply Voltage, 0V or –5V nominal. Reference Input Voltage High. Sets maximum output voltage for all DACs. PIN LABEL 1 VDD 2 3 6 DAC B Voltage Output VOUTB LABEL DESCRIPTION Positive Analog Supply Voltage, +5V nominal. Not Internally Connected. Not Internally Connected. 7 VOUTA 8 VSS 8 VOUTB DAC B Voltage Output 9 GND Ground 9 VOUTA DAC A Voltage Output 10 SDI Serial Data Input 10 VSS 11 CLK Serial Data Clock Chip Select Input 11 GND All DAC registers become transparent when LOADDACS is LOW. They are in the latched state when LOADDACS is HIGH. 12 SDI Serial Data Input 13 CLK Serial Data Clock 14 CS Chip Select Input 15 NIC Not Internally Connected. 16 NIC Not Internally Connected. 17 LOADDACS All DAC registers becomes transparent when LOADDACS is LOW. They are in the latched state when LOADDACS is HIGH. 18 LOADREG The selected input register becomes transparent when LOADREG is LOW. It is in the latched state when LOADREG is HIGH. 19 RESET Asynchronous Reset Input. Sets all DAC registers to either zero-scale (000H) or mid-scale (800H) when LOW. RESETSEL determines which code is active. 20 RESETSEL When LOW, a LOW on RESET will cause all DAC registers to be set to code 000H. When RESETSEL is HIGH, a LOW on RESET will set the registers to code 800H. 12 CS 13 LOADDACS 14 LOADREG The selected input register becomes transparent when LOADREG is LOW. It is in the latched state when LOADREG is HIGH. 15 RESET Asynchronous Reset Input. Sets DAC and input registers to either zero-scale (000H) or mid-scale (800H) when LOW. RESETSEL determines which code is active. 16 RESETSEL When LOW, a LOW on RESET will cause the DAC and input registers to be set to code 000H. When RESETSEL is HIGH, a LOW on RESET will set the registers to code 800H. ® DAC7615 4 Negative Analog Supply Voltage, 0V or –5V nominal. Ground TYPICAL PERFORMANCE CURVES: VSS = 0V At TA = +25°C, VDD = +5V, VSS = 0V, VREFH = +2.5V, and VREFL = 0V, representative unit, unless otherwise specified. LINEARITY ERROR and DIFFERENTIAL LINEARITY ERROR vs CODE (DAC B) 0.50 0.25 0.25 LE (LSB) 0.50 0.00 –0.25 –0.50 0.50 0.50 0.25 0.00 –0.25 200H 400H 600H 800H A00H C00H E00H 0.00 –0.25 600H 800H A00H C00H E00H LINEARITY ERROR and DIFFERENTIAL LINEARITY ERROR vs CODE (DAC C) LINEARITY ERROR and DIFFERENTIAL LINEARITY ERROR vs CODE (DAC D) 0.25 LE (LSB) 0.25 0.00 –0.25 –0.25 –0.50 0.50 0.50 0.25 0.00 –0.25 200H 400H 600H 800H 0.25 0.00 –0.25 –0.50 000H A00H C00H E00H FFFH 200H 400H 600H 800H A00H C00H E00H FFFH Digital Input Code Digital Input Code LINEARITY ERROR vs CODE (DAC A, –40°C and +85°C) LINEARITY ERROR vs CODE (DAC B, –40°C and +85°C) 0.50 FFFH 0.00 –0.50 0.50 LE (LSB) +85°C 0.00 –0.25 –0.50 0.25 +85°C 0.00 –0.25 –0.50 0.50 0.50 –40°C LE (LSB) 0.25 400H Digital Input Code 0.50 0.25 200H Digital Input Code 0.50 –0.50 000H LE (LSB) 0.25 –0.50 000H FFFH DLE (LSB) DLE (LSB) LE (LSB) –0.50 000H LE (LSB) 0.00 –0.25 –0.50 DLE (LSB) DLE (LSB) LE (LSB) LINEARITY ERROR and DIFFERENTIAL LINEARITY ERROR vs CODE (DAC A) 0.00 –0.25 –0.50 000H 200H 400H 600H 800H 0.25 –40°C 0.00 –0.25 –0.50 000H A00H C00H E00H FFFH Digital Input Code 200H 400H 600H 800H A00H C00H E00H FFFH Digital Input Code ® 5 DAC7615 TYPICAL PERFORMANCE CURVES: VSS = 0V (CONT) At TA = +25°C, VDD = +5V, VSS = 0V, VREFH = +2.5V, and VREFL = 0V, representative unit, unless otherwise specified. LINEARITY ERROR vs CODE (DAC C, –40°C and +85°C) LINEARITY ERROR vs CODE (DAC D, –40°C and +85°C) 0.50 +85°C 0.00 –0.25 0.00 –0.25 0.50 0.50 –40°C LE (LSB) LE (LSB) +85°C –0.50 –0.50 0.25 0.25 0.00 –0.25 –0.50 000H 200H 400H 600H 800H A00H C00H E00H 0.25 –40°C 0.00 –0.25 –0.50 000H FFFH 200H 400H A: Output Voltage (V) 1.75 5V 6 LOADDACS 0V 3 B A 1.25 0 0.75 –3 0.25 –6 –0.25 –9 –2 –1 0 1 2 3 4 5 6 7 8 Time (µs) A00H C00H E00H FFFH 2.75 9 2.25 6 3 1.75 A B 0 1.25 5V 0.75 –3 LOADDACS 0V 0.25 –6 –0.25 –9 –2 –1 0 1 2 3 Time (µs) ® DAC7615 800H NEGATIVE SLEW RATE and SETTLING TIME A: Output Voltage (V) 9 B: Output Voltage, Deviation from +2.5V (LSB) POSITIVE SLEW RATE and SETTLING TIME 2.75 2.25 600H Digital Input Code Digital Input Code 6 4 5 6 7 8 B: Output Voltage, Deviation from Code 00AH (LSB) 0.25 LE (LSB) LE (LSB) 0.50 TYPICAL PERFORMANCE CURVES: VSS = –5V At TA = +25°C, VDD = +5V, VSS = –5V, VREFH = +2.5V, and VREFL = –2.5V, representative unit, unless otherwise specified. LINEARITY ERROR and DIFFERENTIAL LINEARITY ERROR vs CODE (DAC B) 0.50 0.25 0.25 LE (LSB) 0.50 0.00 –0.25 –0.50 0.50 0.50 0.25 0.00 –0.25 200H 400H 600H 800H A00H C00H E00H 0.00 –0.25 600H 800H A00H C00H E00H FFFH LINEARITY ERROR and DIFFERENTIAL LINEARITY ERROR vs CODE (DAC C) LINEARITY ERROR and DIFFERENTIAL LINEARITY ERROR vs CODE (DAC D) 0.25 LE (LSB) 0.50 0.00 –0.25 0.00 –0.25 –0.50 –0.50 0.50 0.50 0.25 0.00 –0.25 200H 400H 600H 800H A00H C00H E00H 0.25 0.00 –0.25 –0.50 000H FFFH 200H 400H 600H 800H A00H C00H E00H FFFH Digital Input Code Digital Input Code LINEARITY ERROR vs CODE (DAC A, –40°C and +85°C) LINEARITY ERROR vs CODE (DAC B, –40°C and +85°C) 0.50 0.50 LE (LSB) +85°C 0.00 –0.25 –0.50 0.25 +85°C 0.00 –0.25 –0.50 0.50 0.50 –40°C LE (LSB) 0.25 400H Digital Input Code 0.25 0.25 200H Digital Input Code 0.50 –0.50 000H LE (LSB) 0.25 –0.50 000H FFFH DLE (LSB) DLE (LSB) LE (LSB) –0.50 000H LE (LSB) 0.00 –0.25 –0.50 DLE (LSB) DLE (LSB) LE (LSB) LINEARITY ERROR and DIFFERENTIAL LINEARITY ERROR vs CODE (DAC A) 0.00 –0.25 –0.50 000H 200H 400H 600H 800H A00H C00H E00H 0.25 –40°C 0.00 –0.25 –0.50 000H FFFH Digital Input Code 200H 400H 600H 800H A00H C00H E00H FFFH Digital Input Code ® 7 DAC7615 TYPICAL PERFORMANCE CURVES: VSS = –5V (CONT) At TA = +25°C, VDD = +5V, VSS = –5V, VREFH = +2.5V, and V REFL = –2.5V, representative unit, unless otherwise specified. LINEARITY ERROR vs CODE (DAC D, –40˚C and +85˚C) LINEARITY ERROR vs CODE (DAC C, –40°C and +85°C) 0.50 +85°C 0.25 0.00 –0.25 0.00 –0.25 –0.50 –0.50 0.50 –40°C 0.25 LE (LSB) LE (LSB) 0.50 0.25 +85˚C 0.00 –0.25 –0.50 000H 200H 400H 600H 800H –40˚C 0.00 –0.25 –0.50 000H A00H C00H E00H FFFH 200H 400H 600H 5V A: Output Voltage (V) 4 LOADDACS 0V 1 2 A 0 0 B –2 –1 –2 –4 –3 –6 –1 0 1 2 3 4 5 6 7 8 3 6 2 4 A 1 B 2 0 0 5V –1 –2 LOADDACS 0V –2 –4 –3 –6 –2 –1 0 1 2 3 4 5 Time (µs) Time (µs) VREFH CURRENT vs CODE (All DACs Set to Indicated Code) VREFL CURRENT vs CODE (All DACs Set to Indicated Code) 600 0 500 –100 VREL Current (µA) VREH Current (µA) –2 A00H C00H E00H FFFH NEGATIVE SLEW RATE and SETTLING TIME A: Output Voltage (V) 6 B: Output Voltage, Deviation from +2.5V (LSB) POSITIVE SLEW RATE and SETTLING TIME 3 2 800H Digital Input Code Digital Input Code 400 300 200 100 6 7 8 –200 –300 –400 –500 0 000H 400H 800H C00H –600 000H FFFH Digital Input Code 800H Digital Input Code ® DAC7615 400H 8 C00H FFFH B: Output Voltage, Deviation from –2.5V (LSB) 0.25 LE (LSB) LE (LSB) 0.50 THEORY OF OPERATION ANALOG OUTPUTS When VSS = –5V (dual supply operation), the output amplifier can swing to within 2.25V of the supply rails, over the –40°C to +85°C temperature range. With VSS = 0V (single-supply operation), the output can swing to ground. Note that the settling time of the output op amp will be longer with voltages very near ground. Also, care must be taken when measuring the zero-scale error when VSS = 0V. If the output amplifier has a negative offset, the output voltage may not change for the first few digital input codes (000H, 001H, 002H, etc.) since the output voltage cannot swing below ground. The DAC7615 is a quad, serial input, 12-bit, voltage output DAC. The architecture is a classic R-2R ladder configuration followed by an operational amplifier that serves as a buffer. Each DAC has its own R-2R ladder network and output op amp, but all share the reference voltage inputs. The minimum voltage output (“zero-scale”) and maximum voltage output (“full-scale”) are set by external voltage references (VREFL and VREFH, respectively). The digital input is a 16-bit serial word that contains the 12-bit DAC code and a 2-bit address code that selects one of the four DACs (the two remaining bits are unused). The converter can be powered from a single +5V supply or a dual ±5V supply. Each device offers a reset function which immediately sets all DAC output voltages and internal registers to either zero-scale (code 000H) or mid-scale (code 800H). The reset code is selected by the state of the RESETSEL pin (LOW = 000H, HIGH = 800H). See Figures 1 and 2 for the basic operation of the DAC7615. +5V + The behavior of the output amplifier can be critical in some applications. Under short-circuit conditions (DAC output shorted to ground), the output amplifier can sink a great deal more current than it can source. See the Specifications table for more details concerning short circuit current. DAC7615(1) 1µF to 10µF 0.1µF 0V to +2.5V 0V to +2.5V 1 VDD 2 RESETSEL 16 VOUTD RESET 15 Reset DACs(2) 3 VOUTC LOADREG 14 Update Selected Register 4 VREFL LOADDACS 13 Update All DAC Registers 5 VREFH CS 12 Chip Select 6 VOUTB CLK 11 Clock 7 VOUTA SDI 10 Serial Data In 8 VSS GND 9 +2.500V 0.1µF 0V to +2.5V 0V to +2.5V NOTE: (1) P and U package pin configurations shown. (2) As configured, RESET LOW sets all internal registers to code 000H (0V). If RESETSEL is HIGH, RESET LOW sets all internal registers to code 800H (1.25V). FIGURE 1. Basic Single-Supply Operation of the DAC7615. +5V DAC7615(1) + 1µF to 10µF 0.1µF 1 VDD –2.5V to +2.5V 2 –2.5V to +2.5V –2.500V 16 VOUTD RESET 15 Reset DACs(2) 3 VOUTC LOADREG 14 Update Selected Register 4 VREFL LOADDACS 13 Update All DAC Registers 5 VREFH CS 12 Chip Select 6 VOUTB CLK 11 Clock 7 VOUTA SDI 10 Serial Data In 8 VSS GND 9 0.1µF +2.500V 0.1µF –2.5V to +2.5V –2.5V to +2.5V +5V RESETSEL –5V + 1µF to 10µF 0.1µF NOTE: (1) P and U package pin configurations shown. (2) As configured, RESET LOW sets all internal registers to code 800H (0V). If RESETSEL is LOW, RESET LOW sets all internal registers to code 000H (–2.5V). FIGURE 2. Basic Dual-Supply Operation of the DAC7615. ® 9 DAC7615 REFERENCE INPUTS SYMBOL DESCRIPTION MIN TYP MAX UNITS The reference inputs, VREFL and VREFH, can be any voltage between VSS + 2.25V and VDD – 2.25V provided that VREFH is at least 1.25V greater than VREFL. The minimum output of each DAC is equal to VREFL – 1LSB plus a small offset voltage (essentially, the offset of the output op amp). The maximum output is equal to VREFH plus a similar offset voltage. Note that VSS (the negative power supply) must either be connected to ground or must be in the range of – 4.75V to –5.25V. The voltage on VSS sets several bias points within the converter. If VSS is not in one of these two configurations, the bias values may be in error and proper operation of the device is not guaranteed. tDS Data Valid to CLK Rising 25 ns tDH Data Held Valid after CLK Rises 20 ns tCH CLK HIGH 30 ns tCL CLK LOW 50 ns tCSS CS LOW to CLK Rising 55 ns tCSH CLK HIGH to CS Rising 15 ns tLD1 LOADREG HIGH to CLK Rising 40 ns tLD2 CLK Rising to LOADREG LOW 15 ns tLDRW LOADREG LOW Time 45 ns tLDDW LOADDACS LOW Time 45 ns tRSSH RESETSEL Valid to RESET LOW 25 ns tRSTW RESET LOW Time 70 ns The current into the reference inputs depends on the DAC output voltages and can vary from a few microamps to approximately 0.6 milliamp. Bypassing the reference voltage or voltages with a 0.1µF capacitor placed as close as possible to the DAC7615 package is strongly recommended. tS Settling Time 10 µs TABLE I. Timing Specifications (TA = –40°C to +85°C). DIGITAL INTERFACE chronous reset input (RESET) is provided to simplify startup conditions, periodic resets, or emergency resets to a known state. Figure 3 and Table I provide the basic timing for the DAC7615. The interface consists of a serial clock (CLK), serial data (SDI), a load register signal (LOADREG), and a “load all DAC registers” signal (LOADDACS). In addition, a chip select (CS) input is available to enable serial communication when there are multiple serial devices. An asyn- The DAC code and address are provided via a 16-bit serial interface as shown in Figure 3. The first two bits select the input register that will be updated when LOADREG goes LOW (see Table II). The next two bits are not used. The last 12 bits are the DAC code which is provided, most significant bit first. (MSB) SDI A1 A0 X X D11 (LSB) D10 D9 D3 D2 D1 D0 CLK tcss tCSH tLD1 tLD2 CS LOADREG tLDRW tDS tDH SDI tCL tCH CLK tLDDW LOADDACS tS VOUT tS 1 LSB ERROR BAND 1 LSB ERROR BAND tRSTW RESET tRSSH RESETSEL FIGURE 3. DAC7615 Timing. ® DAC7615 10 RESET SELECTED INPUT REGISTER STATE OF SELECTED INPUT REGISTER STATE OF ALL DAC REGISTERS A1 A0 LOADREG LOADDACS L(1) L L H(2) H A Transparent Latched L H L H H B Transparent Latched H L L H H C Transparent Latched H H L H H D Transparent Latched X(3) X H L H NONE (All Latched) Transparent X X H H H NONE (All Latched) Latched X X X X L ALL Reset(4) Reset(4) NOTES: (1) L = Logic LOW. (2) H = Logic HIGH. (3) X = Don’t Care. (4) Resets to either 000H or 800H, per the RESETSEL state (LOW = 000H, HIGH = 800H). When RESET rises, all registers that are in their latched state retain the reset value. TABLE II. Control Logic Truth Table. CS(1) CLK(1) H (2) X(3) H H No Change L(4) L H H No Change L ↑(5) H H Advanced One Bit Advanced One Bit LOADREG RESET If both CS and CLK are used, then CS should rise only when CLK is HIGH. If not, then either CS or CLK can be used to operate the shift register. See Table III for more information. SERIAL SHIFT REGISTER ↑ L H H H (6) X L(7) H No Change H (6) X H L(8) No Change The digital data into the DAC7615 is double-buffered. This allows new data to be entered for each DAC without disturbing the analog outputs. When the new settings have been entered into the device, all of the DAC outputs can be updated simultaneously. The transfer from the input registers to the DAC registers is accomplished with a HIGH to LOW transition on the LOADDACS input. NOTES: (1) CS and CLK are interchangeable. (2) H = Logic HIGH. (3) X = Don’t Care. (4) L = Logic LOW (5) = Positive Logic Transition. (6) A HIGH value is suggested in order to avoid a “false clock” from advancing the shift register and changing the shift register. (7) If data is clocked into the serial register while LOADREG is LOW, the selected input register will change as the shift register bits “flow” through A1 and A0. This will corrupt the data in each input register that has been erroneously selected. (8) RESET LOW causes no change in the contents of the serial shift register. Because the DAC registers become transparent when LOADDACS is LOW, it is possible to keep this pin LOW and update each DAC via LOADREG. However, as each new data word is entered into the device, the corresponding output will update immediately when LOADREG is taken LOW. TABLE III. Serial Shift Register Truth Table. Note that CS and CLK are combined with an OR gate and the output controls the serial-to-parallel shift register internal to the DAC7615 (see the block diagram on the front of this data sheet). These two inputs are completely interchangeable. In addition, care must be taken with the state of CLK when CS rises at the end of a serial transfer. If CLK is LOW when CS rises, the OR gate will provide a rising edge to the shift register, shifting the internal data one additional bit. The result will be incorrect data and possible selection of the wrong input register. Digital Input Coding The DAC7615 input data is in Straight Binary format. The output voltage is given by the following equation: VOUT = VREFL + (VREFH – VREFL) • N 4096 where N is the digital input code (in decimal). This equation does not include the effects of offset (zero-scale) or gain (full-scale) errors. ® 11 DAC7615 LAYOUT The power applied to VDD (as well as VSS, if not grounded) should be well regulated and low noise. Switching power supplies and DC/DC converters will often have high-frequency glitches or spikes riding on the output voltage. In addition, digital components can create similar high-frequency spikes as their internal logic switches states. This noise can easily couple into the DAC output voltage through various paths between the power connections and analog output. A precision analog component requires careful layout, adequate bypassing, and clean, well-regulated power supplies. As the DAC7615 offers single-supply operation, it will often be used in close proximity with digital logic, microcontrollers, microprocessors, and digital signal processors. The more digital logic present in the design and the higher the switching speed, the more difficult it will be to achieve good performance from the converter. As with the GND connection, VDD should be connected to a +5V power supply plane or trace that is separate from the connection for digital logic until they are connected at the power entry point. In addition, the 1µF to 10µF and 0.1µF capacitors shown in Figure 4 are strongly recommended. In some situations, additional bypassing may be required, such as a 100µF electrolytic capacitor or even a “Pi” filter made up of inductors and capacitors—all designed to essentially lowpass filter the +5V supply, removing the high frequency noise (see Figure 4). Because the DAC7615 has a single ground pin, all return currents, including digital and analog return currents, must flow through the GND pin. Ideally, GND would be connected directly to an analog ground plane. This plane would be separate from the ground connection for the digital components until they were connected at the power entry point of the system (see Figure 4). Digital Circuits +5V +5V Power Supply Ground +5V DAC7615 Ground VDD 100µF + + 1µF to 10µF 0.1µF GND Optional Other Analog Components FIGURE 4. Suggested Power and Ground Connections for a DAC7615 Sharing a +5V Supply with a Digital System. ® DAC7615 12 PACKAGE OPTION ADDENDUM www.ti.com 3-Jul-2009 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Eco Plan (2) Qty DAC7615E ACTIVE SSOP DB 20 DAC7615E/1K ACTIVE SSOP DB DAC7615E/1KG4 ACTIVE SSOP DAC7615EB ACTIVE DAC7615EB/1K 70 Lead/Ball Finish MSL Peak Temp (3) Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR 20 1000 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR DB 20 1000 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR SSOP DB 20 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR ACTIVE SSOP DB 20 1000 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR DAC7615EB/1KG4 ACTIVE SSOP DB 20 1000 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR DAC7615EBG4 ACTIVE SSOP DB 20 70 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR DAC7615EG4 ACTIVE SSOP DB 20 70 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR DAC7615P NRND PDIP N 16 25 Green (RoHS & no Sb/Br) CU NIPDAU N / A for Pkg Type DAC7615PB NRND PDIP N 16 25 Green (RoHS & no Sb/Br) CU NIPDAU N / A for Pkg Type DAC7615PBG4 NRND PDIP N 16 25 Green (RoHS & no Sb/Br) CU NIPDAU N / A for Pkg Type DAC7615PG4 NRND PDIP N 16 25 Green (RoHS & no Sb/Br) CU NIPDAU N / A for Pkg Type DAC7615U ACTIVE SOIC DW 16 40 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR DAC7615U/1K ACTIVE SOIC DW 16 1000 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR DAC7615U/1KG4 ACTIVE SOIC DW 16 1000 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR DAC7615UB ACTIVE SOIC DW 16 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR DAC7615UB/1K ACTIVE SOIC DW 16 1000 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR DAC7615UB/1KG4 ACTIVE SOIC DW 16 1000 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR DAC7615UBG4 ACTIVE SOIC DW 16 40 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR DAC7615UG4 ACTIVE SOIC DW 16 40 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR 70 40 (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. Addendum-Page 1 PACKAGE OPTION ADDENDUM www.ti.com 3-Jul-2009 TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 2 PACKAGE MATERIALS INFORMATION www.ti.com 30-Jan-2009 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing DAC7615E/1K SSOP DAC7615EB/1K DAC7615U/1K DAC7615UB/1K SPQ Reel Reel Diameter Width (mm) W1 (mm) A0 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant 8.2 7.5 2.5 12.0 16.0 Q1 DB 20 1000 330.0 16.4 SSOP DB 20 1000 330.0 16.4 8.2 7.5 2.5 12.0 16.0 Q1 SOIC DW 16 1000 330.0 16.4 10.85 10.8 2.7 12.0 16.0 Q1 SOIC DW 16 1000 330.0 16.4 10.85 10.8 2.7 12.0 16.0 Q1 Pack Materials-Page 1 PACKAGE MATERIALS INFORMATION www.ti.com 30-Jan-2009 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) DAC7615E/1K SSOP DB 20 1000 346.0 346.0 33.0 DAC7615EB/1K SSOP DB 20 1000 346.0 346.0 33.0 DAC7615U/1K SOIC DW 16 1000 346.0 346.0 33.0 DAC7615UB/1K SOIC DW 16 1000 346.0 346.0 33.0 Pack Materials-Page 2 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications. TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Amplifiers Data Converters DLP® Products DSP Clocks and Timers Interface Logic Power Mgmt Microcontrollers RFID RF/IF and ZigBee® Solutions amplifier.ti.com dataconverter.ti.com www.dlp.com dsp.ti.com www.ti.com/clocks interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com www.ti-rfid.com www.ti.com/lprf Applications Audio Automotive Broadband Digital Control Medical Military Optical Networking Security Telephony Video & Imaging Wireless www.ti.com/audio www.ti.com/automotive www.ti.com/broadband www.ti.com/digitalcontrol www.ti.com/medical www.ti.com/military www.ti.com/opticalnetwork www.ti.com/security www.ti.com/telephony www.ti.com/video www.ti.com/wireless Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated