DALLAS DS2761AX-025

DS2761
High-Precision Li+ Battery Monitor
www.maxim-ic.com
FEATURES
§
§
§
§
§
§
§
§
§
§
§
§
Lithium-Ion (Li+) Safety Circuit
- Overvoltage Protection
- Overcurrent/Short-Circuit Protection
- Undervoltage Protection
Zero Volt Battery Recovery Charge
Available in Two Configurations:
- Internal 25mW Sense Resistor
- External User-Selectable Sense Resistor
Current Measurement
- 12-Bit Bidirectional Measurement
- Internal Sense Resistor Configuration:
0.625mA LSB and ±1.9A Dynamic Range
- External Sense Resistor Configuration:
15.625mV LSB and ±64mV Dynamic
Range
Current Accumulation:
- Internal Sense Resistor: 0.25mAhr LSB
- External Sense Resistor: 6.25mVhr LSB
Voltage Measurement with 4.88mV
Resolution
Temperature Measurement Using Integrated
Sensor with 0.125°C Resolution
System Power Management and Control
Feature Support
32 Bytes of Lockable EEPROM
16 Bytes of General-Purpose SRAM
Dallas 1-Wire® Interface with Unique 64-bit
Device Address
Low Power Consumption:
- Active Current: 60mA typ, 90mA max
- Sleep Current:
1mA typ, 2mA max
PIN CONFIGURATION
1
CC
1
16
VIN
PLS
2
15
VDD
DC
3
2
14
PIO
SNS
4
13
VSS
SNS
5
12
VSS
SNS
6
11
VSS
DQ
7
10
PS
IS2
8
9
IS1
DS2761
16-Pin TSSOP Package
2
3
4
A
SNS
PLS DC
DQ
CC
SNS
Probe
IS2
VIN
VSS
Probe
IS1
VDD PIO
PS
B
C
D
E
VSS
F
DS2761
Flip-Chip Packaging*
Top View
PIN DESCRIPTION
- Charge Control Output
- Discharge Control Output
DQ - Data Input/Output
PIO - Programmable I/O Pin
PLS - Battery Pack Positive Terminal Input
PS - Power Switch Sense Input
VIN - Voltage-Sense Input
VDD - Power-Supply Input (2.5V to 5.5V)
VSS - Device Ground
SNS - Sense Resistor Connection
IS1 - Current-Sense Input
IS2 - Current-Sense Input
SNS Probe
- Do Not Connect
- Do Not Connect
VSS Probe
CC
DC
* Mechanical drawing for the 16-pin TSSOP and DS2761 flip-chip package can be found at:
http://pdfserv.maxim-ic.com/arpdf/Packages/16tssop.pdf
http://pdfserv.maxim-ic.com/arpdf/Packages/chips/2761x.pdf
1-Wire is a registered trademark of Dallas Semiconductor.
1 of 24
072303
DS2761
ORDERING INFORMATION
PART
DS2761AE
DS2761BE
DS2761AE/T&R
DS2761BE/T&R
DS2761AE-025
DS2761BE-025
DS2761AE-025/T&R
DS2761BE-025/T&R
DS2761AX-025/T&R
DS2761BX-025/T&R
DS2761AX/T&R
DS2761BX/T&R
MARKING
D2761EA
D2761EB
D2761EA
D2761EB
2761A25
2761B25
2761A25
2761B25
DS2761AR
DS2761BR
DS2761A
DS2761B
DESCRIPTION
TSSOP, External Sense Resistor, 4.275V VOV
TSSOP, External Sense Resistor, 4.35V VOV
DS2761AE on Tape-and-Reel
DS2761BE on Tape-and-Reel
TSSOP, 25mW Sense Resistor, 4.275V VOV
TSSOP, 25mW Sense Resistor, 4.35V VOV
DS2761AE-025 in Tape-and-Reel
DS2761BE-025 in Tape-and-Reel
Flip-Chip, 25mW Sense Resistor, Tape-and-Reel, 4.275V VOV
Flip-Chip, 25mW Sense Resistor, Tape-and-Reel, 4.35V VOV
Flip-Chip, External Sense Resistor, Tape-and-Reel, 4.275V VOV
Flip-Chip, External Sense Resistor, Tape-and-Reel, 4.35V VOV
Note: Additional VOV options are available, contact Maxim/Dallas Semiconductor sales.
DESCRIPTION
The DS2761 high-precision Li+ battery monitor is a data-acquisition, information-storage, and safetyprotection device tailored for cost-sensitive battery pack applications. This low-power device integrates
precise temperature, voltage, and current measurement, nonvolatile (NV) data storage, and Li+ protection
into the small footprint of either a TSSOP package or flip-chip package. The DS2761 is a key component
in applications including remaining capacity estimation, safety monitoring, and battery-specific data
storage.
Through its 1-Wire interface, the DS2761 gives the host system read/write access to status and control
registers, instrumentation registers, and general-purpose data storage. Each device has a unique factoryprogrammed 64-bit net address that allows it to be individually addressed by the host system, supporting
multibattery operation.
The DS2761 is capable of performing temperature, voltage, and current measurement to a resolution
sufficient to support process monitoring applications such as battery charge control, remaining capacity
estimation, and safety monitoring. Temperature is measured using an on-chip sensor, eliminating the need
for a separate thermistor. Bidirectional current measurement and accumulation are accomplished using
either an internal 25mW sense resistor or an external device. The DS2761 also features a programmable
I/O pin that allows the host system to sense and control other electronics in the pack, including switches,
vibration motors, speakers, and LEDs.
Three types of memory are provided on the DS2761 for battery information storage: EEPROM, lockable
EEPROM, and SRAM. EEPROM memory saves important battery data in true NV memory that is
unaffected by severe battery depletion, accidental shorts, or ESD events. Lockable EEPROM becomes
ROM when locked to provide additional security for unchanging battery data. SRAM provides
inexpensive storage for temporary data.
2 of 24
DS2761
Figure 1. BLOCK DIAGRAM
1-WIRE
INTERFACE
AND
ADDRESS
DQ
REGISTERS AND
USER MEMORY
LOCKABLE EEPROM
SRAM
VOLTAGE
REFERENCE
THERMAL
SENSE
TEMPERATURE
VOLTAGE
VIN
IS1
IS2
MUX
+
ADC
CURRENT
ACCUM. CURRENT
-
TIMEBASE
STATUS / CONTROL
PLS
PS
PIO
CC
LI-ION PROTECTION
DC
INTERNAL SENSE RESISTOR CONFIGURATION ONLY
25mW
CHIP GROUND
SNS
IS2
IS1
TEST CURRENT AND RECOVERY CHARGE DETAIL
IRC
PLS
VDD
ITST
ITST
VSS
3 of 24
VSS
DS2761
Table 1. DETAILED PIN DESCRIPTION
SYMBOL
TSSOP
FLIP
CHIP
DESCRIPTION
CC
1
C1
Charge Protection Control Output. Controls an external p-channel
high-side charge protection FET.
DC
3
B2
Discharge Protection Control Output. Controls an external p-channel
high-side discharge protection FET.
DQ
7
B4
PIO
14
E2
PLS
2
B1
Data Input/Out. 1-Wire data line. Open-drain output driver. Connect
this pin to the DATA terminal of the battery pack. Pin has an internal
1mA pull-down for sensing disconnection.
Programmable I/O Pin. Used to control and monitor user-defined
external circuitry. Open drain to VSS.
Battery Pack Positive Terminal Input. The DS2761 monitors the pack
plus terminal through PLS to detect overcurrent and overload conditions,
as well as the presence of a charge source. Additionally, a charge path to
recover a deeply depleted cell is provided from PLS to VDD. In sleep
mode (with SWEN = 0), any capacitance or voltage source connected to
PLS is discharged internally to VSS through 200mA (nominal) to assure
reliable detection of a valid charge source. For details of other internal
connections to PLS and associated conditions see the Li+ Protection
Circuitry section.
PS
10
E4
Power Switch Sense Input. The device wakes up from Sleep Mode
when it senses the closure of a switch to VSS on this pin. Pin has an
internal 1mA pull-up to VDD.
VIN
16
D1
Voltage Sense Input. The voltage of the Li+ cell is monitored via this
input pin. This pin has a weak pullup to VDD.
VDD
15
E1
VSS
13,14,
15
F3
SNS
4,5,6
A3
Power Supply Input. Connect to the positive terminal of the Li+ cell
through a decoupling network.
Device Ground. Connect directly to the negative terminal of the Li+ cell.
For the external sense resistor configuration, connect the sense resistor
between VSS and SNS.
Sense Resistor Connection. Connect to the negative terminal of the
battery pack. In the internal sense resistor configuration, the sense resistor
is connected between VSS and SNS.
IS1
9
D4
Current Sense Input. This pin is internally connected to VSS through a
4.7kW resistor. Connect a 0.1mF capacitor between IS1 and IS2 to
complete a low-pass input filter.
IS2
8
C4
Current Sense Input. This pin is internally connected to SNS through a
4.7kW resistor.
SNS
Probe
N/A
C2
Do Not Connect.
VSS
Probe
N/A
D2
Do Not Connect.
4 of 24
DS2761
Figure 2. APPLICATION EXAMPLE
102 x 2
BAT+
PACK+
1kW
150W
150W
DATA
102
1kW
DS2761
CC
PLS
DC
SNS
SNS
SNS
DQ
IS2
150W
1kW
VIN
VDD
PIO
VSS
VSS
VSS
PS
IS1
104
PS
4.7kW
104
PACK-
BAT(1)
RSNS
(2)
RSNS-INT
IS2
4.7KW
RKS
VSS
4.7KW
SNS
voltage
sense
DS2761
1) RSNS is present for external sense resistor configurations only.
2) RSNS-INT is present for internal sense resistor configurations only.
5 of 24
RKS
IS1
DS2761
POWER MODES
The DS2761 has two power modes: active and sleep. While in active mode, the DS2761 continually
measures current, voltage, and temperature to provide data to the host system and to support current
accumulation and Li+ safety monitoring. In sleep mode, the DS2761 ceases these activities. The DS2761
enters sleep mode when any of the following conditions occurs:
§ The PMOD bit in the Status Register has been set to 1 and the DQ line is low for longer than
2s (pack disconnection)
§ The voltage on VIN drops below undervoltage threshold VUV for tUVD (cell depletion)
§ The pack is disabled through the issuance of a SWAP command (SWEN bit = 1)
The DS2761 returns to active mode when any of the following occurs:
§ The PMOD bit has been set to 1 and the SWEN bit is set to 0 and the DQ line is pulled high
(pack connection)
§ The PS pin is pulled low (power switch)
§ The voltage on PLS becomes greater than the voltage on VIN (charger connection) with the SWEN bit
set to 0
§ The pack is enabled through the issuance of a SWAP command (SWEN bit = 1)
The DS2761 defaults to sleep mode when power is first applied.
Li+ PROTECTION CIRCUITRY
During active mode, the DS2761 constantly monitors cell voltage and current to protect the battery from
overcharge (overvoltage), overdischarge (undervoltage), and excessive charge and discharge currents
(overcurrent, short circuit). Conditions and DS2761 responses are described in the sections below and
summarized in Table 2 and Figure 3.
Table 2. Li+ PROTECTION CONDITIONS AND DS2761 RESPONSES
CONDITION
NAME
Overvoltage
Undervoltage
Overcurrent, Charge
Overcurrent, Discharge
Short Circuit
ACTIVATION
THRESHOLD DELAY
RESPONSE
VIN > VOV
tOVD
CC high
VIN < VUV
(2)
VIS > VOC
VIS < -VOC(2)
VSNS > VSC
tUVD
CC , DC high,
tOCD
tOCD
tSCD
Sleep Mode
CC , DC high
DC high
DC high
RELEASE
THRESHOLD
VIN < VCE, or
VIS ≤ -2mV
VPLS > VDD (1)
(charger connected)
VPLS < VDD - VTP (3)
VPLS > VDD - VTP (4)
VPLS > VDD - VTP (4)
VIS = VIS1 - VIS2. Logic high = VPLS for CC and VDD for DC . All voltages are with respect to VSS. ISNS references current
delivered from pin SNS.
1) If VDD < 2.2V, release is delayed until the recovery charge current (IRC) passed from PLS to VDD charges the battery and
allows VDD to exceed 2.2V.
2) For the internal sense resistor configuration, the overcurrent thresholds are expressed in terms of current: ISNS > IOC for
charge direction and ISNS < -IOC for discharge direction
3) With test current ITST flowing from PLS to VSS (pulldown on PLS)
4) With test current ITST flowing from VDD to PLS (pullup on PLS)
Overvoltage. If the cell voltage on VIN exceeds the overvoltage threshold, VOV, for a period longer than
overvoltage delay, tOVD, the DS2761 shuts off the external charge FET and sets the OV flag in the
protection register. When the cell voltage falls below charge enable threshold VCE, the DS2761 turns the
6 of 24
DS2761
charge FET back on (unless another protection condition prevents it). Discharging remains enabled
during overvoltage, and the DS2761 re-enables the charge FET before VIN < VCE if a discharge current of
-80mA (VIS ≤ -2mV) or less is detected.
Undervoltage. If the voltage of the cell drops below undervoltage threshold VUV for a period longer than
undervoltage delay tUVD, the DS2761 shuts off the charge and discharge FETs, sets the UV flag in the
protection register, and enters sleep mode. The DS2761 provides a current-limited recovery charge path
from PLS to VDD to gently charge severely depleted cells during sleep mode.
Overcurrent, Charge Direction. The voltage difference between the IS1 pin and the IS2 pin (VIS = VIS1 VIS2) is the filtered voltage drop across the current-sense resistor. If VIS exceeds overcurrent threshold
VOC for a period longer than overcurrent delay tOCD, the DS2761 shuts off both external FETs and sets the
COC flag in the protection register. The charge current path is not re-established until the voltage on the
PLS pin drops below VDD - VTP. The DS2761 provides a test current of value ITST from PLS to VSS to pull
PLS down in order to detect the removal of the offending charge current source.
Overcurrent, Discharge Direction. If VIS is less than -VOC for a period longer than tOCD, the DS2761
shuts off the external discharge FET and sets the DOC flag in the protection register. The discharge
current path is not re-established until the voltage on PLS rises above VDD - VTP. The DS2761 provides a
test current of value ITST from VDD to PLS to pull PLS up in order to detect the removal of the offending
low-impedance load.
Short Circuit. If the voltage on the SNS pin with respect to VSS exceeds short-circuit threshold VSC for a
period longer than short-circuit delay tSCD, the DS2761 shuts off the external discharge FET and sets the
DOC flag in the protection register. The discharge current path is not re-established until the voltage on
PLS rises above VDD - VTP. The DS2761 provides a test current of value ITST from VDD to PLS to pull
PLS up in order to detect the removal of the short circuit.
Figure 3. Li+ PROTECTION CIRCUITRY EXAMPLE WAVEFORMS
VOV
VCE
VCELL
VUV
CHARGE
VOC
0
-VOC
-VSC
VIS
DISCHARGE
(1)
CC
DC
tOVD
tOVD
tSCD
VPLS
tOCD
tOCD
VSS
tUVD
VDD
VSS
ACTIVE
SLEEP
MODE
INACTIVE
(1) To allow the device to react quickly to short circuits, detection occurs on the SNS pin rather than on the
filtered IS1 and IS2 pins. The actual short-circuit detect condition is VSNS > VSC.
7 of 24
DS2761
Summary. All of the protection conditions described above are OR'ed together to affect the CC and DC
outputs.
DC = (Undervoltage) or (Overcurrent, Either Direction) or (Short Circuit) or
(Protection Register Bit DE = 0) or (Sleep Mode)
CC = (Overvoltage) or (Undervoltage) or (Overcurrent, Charge Direction) or (Protection Register
bit CE = 0) or (Sleep Mode)
CURRENT MEASUREMENT
In the active mode of operation, the DS2761 continually measures the current flow into and out of the
battery by measuring the voltage drop across a current-sense resistor. The DS2761 is available in two
configurations: 1) internal 25mW current-sense resistor, and 2) external user-selectable sense resistor. In
either configuration, the DS2761 considers the voltage difference between pins IS1 and IS2 (VIS = VIS1 VIS2) to be the filtered voltage drop across the sense resistor. A positive VIS value indicates current is
flowing into the battery (charging), while a negative VIS value indicates current is flowing out of the
battery (discharging).
VIS is measured with a signed resolution of 12-bits. The current register is updated in two’s-complement
format every 88ms (128/fsample) with an average of 128 readings. Currents outside the range of the
register are reported at the limit of the range. The format of the current register is shown in Figure 4.
For the internal sense resistor configuration, the DS2761 maintains the current register in units of amps,
with a resolution of 0.625mA and full-scale range of no less than ±1.9A (see Note 7 on IFS spec for more
details). The DS2761 automatically compensates for internal sense resistor process variations and
temperature effects when reporting current.
For the external sense resistor configuration, the DS2761 writes the measured VIS voltage to the current
register, with a resolution of 15.625mV and a full-scale range of ±64mV.
Figure 4. CURRENT REGISTER FORMAT
MSB—Address 0E
S
211 210 29
28
27
MSb
LSB—Address 0F
26
25
24
LSb
MSb
23
22
21
20
X
X
X
LSb
Units: 0.625mA for Internal Sense Resistor
15.625mV for External Sense Resistor
CURRENT ACCUMULATOR
The current accumulator facilitates remaining capacity estimation by tracking the net current flow into
and out of the battery. Current flow into the battery increments the current accumulator while current
flow out of the battery decrements it. Data is maintained in the current accumulator in two’s-complement
format. The format of the current accumulator is shown in Figure 5.
8 of 24
DS2761
When the internal sense resistor is used, the DS2761 maintains the current accumulator in units of amphours, with a resolution of 0.25mAhrs and full-scale range of ±8.2Ahrs. When using an external sense
resistor, the DS2761 maintains the current accumulator in units of volt-hours, with a resolution of
6.25mVhrs and a full scale range of ±205mVhrs.
The current accumulator is a read/write register that can be altered by the host system as needed.
Figure 5. CURRENT ACCUMULATOR FORMAT
MSB—Address 10
S
LSB—Address 11
214 213 212 211 210 29
MSb
28
27
26
LSb
MSb
25
24
23
22
21
20
LSb
Units: 0.25mAhrs for Internal Sense Resistor
6.25mVhrs for External Sense Resistor
CURRENT OFFSET COMPENSATION
Current measurement and current accumulation are both internally compensated for offset on a continual
basis minimizing error resulting from variations in device temperature and voltage. Additionally, a
constant bias can be utilized to alter any other sources of offset. This bias resides in EEPROM address
33h in two’s-complement format and is subtracted from each current measurement. The current offset
bias is applied to both the internal and external sense resistor configurations. The factory default for the
current offset bias is a value of 0.
Figure 6. CURRENT OFFSET BIAS
Address 33
S
26
25
24
23
MSb
22
21
20
LSb
Units: 0.625mA for Internal Sense Resistor
15.625mV for External Sense Resistor
VOLTAGE MEASUREMENT
The DS2761 continually measures the voltage between pins VIN and VSS over a range of 0 to 4.75V. The
voltage register is updated in two’s-complement format every 3.4ms with a resolution of 4.88mV.
Voltages above the maximum register value are reported as the maximum value. The voltage register
format is shown in Figure 7.
9 of 24
DS2761
Figure 7. VOLTAGE REGISTER FORMAT
MSB—Address 0C
S
29
28
27
26
25
LSB—Address 0D
24
MSb
23
22
LSb
MSb
21
20
X
X
X
X
X
LSb
Units: 4.88mV
TEMPERATURE MEASUREMENT
The DS2761 uses an integrated temperature sensor to continually measure battery temperature.
Temperature measurements are placed in the temperature register every 220ms in two’s-complement
format with a resolution of 0.125°C over a range of ±127°C. The temperature register format is shown in
Figure 8.
Figure 8. TEMPERATURE REGISTER FORMAT
MSB—Address 18
S
29
28
27
26
MSb
25
LSB—Address 19
24
23
22
LSb
MSb
21
20
X
X
X
X
X
LSb
Units: 0.125°C
PROGRAMMABLE I/O
To use the PIO pin as an output, write the desired output value to the PIO bit in the special feature
register. Writing a 0 to the PIO bit enables the PIO output driver, pulling the PIO pin to VSS. Writing a 1
to the PIO bit disables the output driver, allowing the PIO pin to be pulled high or used as an input. To
sense the value on the PIO pin, read the PIO bit. The DS2761 turns off the PIO output driver and sets the
PIO bit high when in sleep mode or when DQ is low for more than 2s, regardless of the state of the
PMOD bit.
POWER SWITCH INPUT
The DS2761 provides a power control function that uses the discharge protection FET to gate battery
power to the system. The PS pin, internally pulled to VDD through a 1mA current source, is continuously
monitored for a low-impedance connection to VSS. If the DS2761 is in sleep mode, the detection of a low
on the PS pin causes the device to transition into active mode, turning on the discharge FET. If the
DS2761 is already in active mode, activity on PS has no effect other than the latching of its logic low
level in the PS bit in the special feature register. The reading of a 0 in the PS bit should be immediately
followed by writing a 1 to the PS bit to ensure that a subsequent low forced on the PS pin is latched into
the PS bit.
10 of 24
DS2761
MEMORY
The DS2761 has a 256-byte linear address space with registers for instrumentation, status, and control in
the lower 32 bytes, with lockable EEPROM and SRAM memory occupying portions of the remaining
address space. All EEPROM and SRAM memory is general purpose except addresses 30h, 31h, and 33h,
which should be written with the default values for the protection register, status register, and current
offset register, respectively. When the MSB of any two-byte register is read, both the MSB and LSB are
latched and held for the duration of the read data command to prevent updates during the read and ensure
synchronization between the two register bytes. For consistent results, always read the MSB and the LSB
of a two-byte register during the same read data command sequence.
EEPROM memory is shadowed by RAM to eliminate programming delays between writes and to allow
the data to be verified by the host system before being copied to EEPROM. All reads and writes to/from
EEPROM memory actually access the shadow RAM. In unlocked EEPROM blocks, the write data
command updates shadow RAM. In locked EEPROM blocks, the write data command is ignored. The
copy data command copies the contents of shadow RAM to EEPROM in an unlocked block of EEPROM
but has no effect on locked blocks. The recall data command copies the contents of a block of EEPROM
to shadow RAM regardless of whether the block is locked or not.
Table 3. MEMORY MAP
ADDRESS (HEX)
00
01
02–06
07
08
09–0B
0C
0D
0E
0F
10
11
12–17
18
19
1A–1F
20–2F
30–3F
40–7F
80–8F
90–FF
DESCRIPTION
Protection Register
Status Register
Reserved
EEPROM Register
Special Feature Register
Reserved
Voltage Register MSB
Voltage Register LSB
Current Register MSB
Current Register LSB
Accumulated Current Register MSB
Accumulated Current Register LSB
Reserved
Temperature Register MSB
Temperature Register LSB
Reserved
EEPROM, block 0
EEPROM, block 1
Reserved
SRAM
Reserved
* Each EEPROM block is read/write until locked by the LOCK command, after which it is read-only.
11 of 24
READ/WRITE
R/W
R
R/W
R/W
R
R
R
R
R/W
R/W
R
R
R/W*
R/W*
R/W
DS2761
PROTECTION REGISTER
The protection register consists of flags that indicate protection circuit status and switches that give
conditional control over the charging and discharging paths. Bits OV, UV, COC, and DOC are set when
corresponding protection conditions occur and remain set until cleared by the host system. The default
values of the CE and DE bits of the protection register are stored in lockable EEPROM in the
corresponding bits in address 30h. A recall data command for EEPROM block 1 recalls the default values
into CE and DE. The format of the protection register is shown in Figure 9. The function of each bit is
described in detail in the following paragraphs.
Figure 9. PROTECTION REGISTER FORMAT
Address 00
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
OV
UV
COC
DOC
CC
DC
CE
DE
OV—Overvoltage Flag. When set to 1, this bit indicates the battery pack has experienced an overvoltage
condition. This bit must be reset by the host system.
UV—Undervoltage Flag. When set to 1, this bit indicates the battery pack has experienced an
undervoltage condition. This bit must be reset by the host system.
COC—Charge Overcurrent Flag. When set to 1, this bit indicates the battery pack has experienced a
charge-direction overcurrent condition. This bit must be reset by the host system.
DOC—Discharge Overcurrent Flag. When set to 1, this bit indicates the battery pack has experienced a
discharge-direction overcurrent condition. This bit must be reset by the host system.
CC — CC Pin Mirror. This read-only bit mirrors the state of the CC output pin.
DC — DC Pin Mirror. This read-only bit mirrors the state of the DC output pin.
CE—Charge Enable. Writing a 0 to this bit disables charging ( CC output high, external charge FET off)
regardless of cell or pack conditions. Writing a 1 to this bit enables charging, subject to override by the
presence of any protection conditions. The DS2761 automatically sets this bit to 1 when it transitions
from sleep mode to active mode.
DE—Discharge Enable. Writing a 0 to this bit disables discharging ( DC output high, external discharge
FET off) regardless of cell or pack conditions. Writing a 1 to this bit enables discharging, subject to
override by the presence of any protection conditions. The DS2761 automatically sets this bit to 1 when it
transitions from sleep mode to active mode.
STATUS REGISTER
The default values for the status register bits are stored in lockable EEPROM in the corresponding bits of
address 31h. A recall data command for EEPROM block 1 recalls the default values into the status
register bits. The format of the status register is shown in Figure 10. The function of each bit is described
in detail in the following paragraphs.
12 of 24
DS2761
Figure 10. STATUS REGISTER FORMAT
Address 01
Bit 7
Bit 6
X
X
Bit 5
Bit 4
Bit 3
PMOD RNAOP SWEN
Bit 2
Bit 1
Bit 0
X
X
X
PMOD—Sleep Mode Enable. A value of 1 in this bit enables the DS2761 to enter sleep mode when the
DQ line goes low for greater than 2s and to leave sleep mode when the DQ line goes high. A value of 0
disables DQ-related transitions into and out of sleep mode. This bit is read-only. The desired default value
should be set in bit 5 of address 31h. The factory default is 0.
RNAOP—Read Net Address Opcode. A value of 0 in this bit sets the opcode for the read net address
command to 33h, while a 1 sets the opcode to 39h. This bit is read-only. The desired default value should
be set in bit 4 of address 31h. The factory default is 0.
SWEN—SWAP Command Enable. A value of 1 in this bit location enables the recognition of a SWAP
command. If set to 0, SWAP commands are ignored. The desired default value should be set in bit 3 of
address 31h. This bit is read-only. The factory default is 0.
X—Reserved Bits.
EEPROM REGISTER
The format of the EEPROM register is shown in Figure 11. The function of each bit is described in detail
in the following paragraphs.
Figure 11. EEPROM REGISTER FORMAT
Address 07
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
EEC
LOCK
X
X
X
X
BL1
BL0
EEC—EEPROM Copy Flag. A 1 in this read-only bit indicates that a copy data command is in progress.
While this bit is high, writes to EEPROM addresses are ignored. A 0 in this bit indicates that data may be
written to unlocked EEPROM blocks.
LOCK—EEPROM Lock Enable. When this bit is 0, the lock command is ignored. Writing a 1 to this bit
enables the lock command. After the lock command is executed, the LOCK bit is reset to 0. The factory
default is 0.
BL1—EEPROM Block 1 Lock Flag. A 1 in this read-only bit indicates that EEPROM block 1 (addresses
30 to 3F) is locked (read-only) while a 0 indicates block 1 is unlocked (read/write).
BL0—EEPROM Block 0 Lock Flag. A 1 in this read-only bit indicates that EEPROM block 0 (addresses
20 to 2F) is locked (read-only) while a 0 indicates block 0 is unlocked (read/write).
X—Reserved Bits.
13 of 24
DS2761
SPECIAL FEATURE REGISTER
The format of the special feature register is shown in Figure 12. The function of each bit is described in
detail in the following paragraphs.
Figure 12. SPECIAL FEATURE REGISTER FORMAT
Address 08
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
PS
PIO
MSTR
X
X
X
X
X
PS — PS Pin Latch. This bit latches a low state on the PS pin, and is cleared only by writing a 1 to this
location. Writing this bit to a 1 immediately upon reading of a 0 value is recommended.
PIO—PIO Pin Sense and Control. See the Programmable I/O section for details on this read/write bit.
MSTR—SWAP Master Status Bit. This bit indicates whether a device has been selected through the
SWAP command. Selection of this device through the SWAP command and the appropriate net address
results in setting this bit, indicating that this device is the master. A 0 signifies that this device is not the
master.
X—Reserved Bits.
1-WIRE BUS SYSTEM
The 1-Wire bus is a system that has a single bus master and one or more slaves. A multidrop bus is a 1Wire bus with multiple slaves. A single-drop bus has only one slave device. In all instances, the DS2761
is a slave device. The bus master is typically a microprocessor in the host system. The discussion of this
bus system consists of four topics: 64-bit net address, hardware configuration, transaction sequence, and
1-Wire signaling.
64-BIT NET ADDRESS
Each DS2761 has a unique, factory-programmed 1-Wire net address that is 64 bits in length. The first
eight bits are the 1-Wire family code (30h for DS2761). The next 48 bits are a unique serial number. The
last eight bits are a cyclic redundancy check (CRC) of the first 56 bits (see Figure 13). The 64-bit net
address and the 1-Wire I/O circuitry built into the device enable the DS2761 to communicate through the
1-Wire protocol detailed in the 1-Wire Bus System section of this data sheet.
Figure 13. 1-WIRE NET ADDRESS FORMAT
8-BIT CRC
48-BIT SERIAL NUMBER
MSb
8-BIT FAMILY
CODE (30H)
LSb
CRC GENERATION
The DS2761 has an 8-bit CRC stored in the most significant byte of its 1-Wire net address. To ensure
error-free transmission of the address, the host system can compute a CRC value from the first 56 bits of
the address and compare it to the CRC from the DS2761. The host system is responsible for verifying the
CRC value and taking action as a result. The DS2761 does not compare CRC values and does not prevent
14 of 24
DS2761
a command sequence from proceeding as a result of a CRC mismatch. Proper use of the CRC can result
in a communication channel with a very high level of integrity.
The CRC can be generated by the host using a circuit consisting of a shift register and XOR gates as
shown in Figure 10, or it can be generated in software. Additional information about the Dallas 1-Wire
CRC is available in Application Note 27, Understanding and Using Cyclic Redundancy Checks with
Dallas Semiconductor Touch Memory Products. (This application not can be found on the Maxim/Dallas
Semiconductor website at www.maxim-ic.com).
In the circuit in Figure 14, the shift register bits are initialized to 0. Then, starting with the least
significant bit of the family code, one bit at a time is shifted in. After the 8th bit of the family code has
been entered, then the serial number is entered. After the 48th bit of the serial number has been entered,
the shift register contains the CRC value.
Figure 14. 1-WIRE CRC GENERATION BLOCK DIAGRAM
INPUT
MSb
XOR
XOR
LSb
XOR
HARDWARE CONFIGURATION
Because the 1-Wire bus has only a single line, it is important that each device on the bus be able to drive
it at the appropriate time. To facilitate this, each device attached to the 1-Wire bus must connect to the
bus with open-drain or tri-state output drivers. The DS2761 used an open-drain output driver as part of
the bidirectional interface circuitry shown in Figure 15. If a bidirectional pin is not available on the bus
master, separate output and input pins can be connected together.
The 1-Wire bus must have a pullup resistor at the bus-master end of the bus. For short line lengths, the
value of this resistor should be approximately 5kW. The idle state for the 1-Wire bus is high. If, for any
reason, a bus transaction must be suspended, the bus must be left in the idle state in order to properly
resume the transaction later. If the bus is left low for more than 120ms, slave devices on the bus begin to
interpret the low period as a reset pulse, effectively terminating the transaction.
Figure 15. 1-WIRE BUS INTERFACE CIRCUITRY
BUS MASTER
Vpullup
(2.0V to 5.5V)
DS2761 1-WIRE PORT
4.7kW
Rx
Rx
1m A
(typ)
Tx
Rx = RECEIVE
Tx = TRANSMIT
15 of 24
Tx
100W
MOSFET
DS2761
TRANSACTION SEQUENCE
The protocol for accessing the DS2761 through the 1-Wire port is as follows:
§
§
§
§
Initialization
Net Address Command
Function Command
Transaction/Data
The sections that follow describe each of these steps in detail.
All transactions of the 1-Wire bus begin with an initialization sequence consisting of a reset pulse
transmitted by the bus master followed by a presence pulse simultaneously transmitted by the DS2761
and any other slaves on the bus. The presence pulse tells the bus master that one or more devices are on
the bus and ready to operate. For more details, see the 1-Wire Signaling section.
NET ADDRESS COMMANDS
Once the bus master has detected the presence of one or more slaves, it can issue one of the net address
commands described in the following paragraphs. The name of each ROM command is followed by the
8-bit opcode for that command in square brackets. Figure 16 presents a transaction flowchart of the net
address commands.
Read Net Address [33h or 39h]. This command allows the bus master to read the DS2761’s 1-Wire net
address. This command can only be used if there is a single slave on the bus. If more than one slave is
present, a data collision occurs when all slaves try to transmit at the same time (open drain produces a
wired-AND result). The RNAOP bit in the status register selects the opcode for this command, with
RNAOP = 0 indicating 33h, and RNAOP = 1 indicating 39h.
Match Net Address [55h]. This command allows the bus master to specifically address one DS2761 on
the 1-Wire bus. Only the addressed DS2761 responds to any subsequent function command. All other
slave devices ignore the function command and wait for a reset pulse. This command can be used with
one or more slave devices on the bus.
Skip Net Address [CCh]. This command saves time when there is only one DS2761 on the bus by
allowing the bus master to issue a function command without specifying the address of the slave. If more
than one slave device is present on the bus, a subsequent function command can cause a data collision
when all slaves transmit data at the same time.
Search Net Address [F0h]. This command allows the bus master to use a process of elimination to
identify the 1-Wire net addresses of all slave devices on the bus. The search process involves the
repetition of a simple three-step routine: read a bit, read the complement of the bit, then write the desired
value of that bit. The bus master performs this simple three-step routine on each bit location of the net
address. After one complete pass through all 64 bits, the bus master knows the address of one device. The
remaining devices can then be identified on additional iterations of the process. See Chapter 5 of the Book
of DS19xx iButton® Standards for a comprehensive discussion of a net address search, including an actual
example. (This publication can be found on the Maxim/Dallas Semiconductor website at www.maximic.com).
16 of 24
DS2761
SWAP [AAh]. SWAP is a ROM level command specifically intended to aid in distributed multiplexing
applications and is described specifically with regards to power control using the 27xx series of products.
The term power control refers to the ability of the DS2761 to control the flow of power into or out the
battery pack using control pins DC and CC . The SWAP command is issued followed by the net address.
The effect is to cause the addressed device to enable power to or from the system while simultaneously
(break-before-make) deselecting and powering down (SLEEP) all other packs. This switching sequence is
controlled by a timing pulse issued on the DQ line following the net address. The falling edge of the pulse
is used to disable power with the rising edge enabling power flow by the selected device. The DS2761
recognizes a SWAP command, device address, and timing pulse only if the SWEN bit is set.
FUNCTION COMMANDS
After successfully completing one of the net address commands, the bus master can access the features of
the DS2761 with any of the function commands described in the following paragraphs and summarized in
Table 4. The name of each function is followed by the 8-bit opcode for that command in square brackets.
Read Data [69h, XX]. This command reads data from the DS2761 starting at memory address XX. The
LSb of the data in address XX is available to be read immediately after the MSb of the address has been
entered. Because the address is automatically incremented after the MSb of each byte is received, the LSb
of the data at address XX + 1 is available to be read immediately after the MSb of the data at address XX.
If the bus master continues to read beyond address FFh, the DS2761 outputs logic 1 until a reset pulse
occurs. Addresses labeled “Reserved” in the memory map contain undefined data. The read data
command can be terminated by the bus master with a reset pulse at any bit boundary.
Write Data [6Ch, XX]. This command writes data to the DS2761 starting at memory address XX. The
LSb of the data to be stored at address XX can be written immediately after the MSb of address has been
entered. Because the address is automatically incremented after the MSb of each byte is written, the LSb
to be stored at address XX + 1 can be written immediately after the MSb to be stored at address XX. If
the bus master continues to write beyond address FFh, the DS2761 ignores the data. Writes to read-only
addresses, reserved addresses and locked EEPROM blocks are ignored. Incomplete bytes are not written.
Writes to unlocked EEPROM blocks are to shadow RAM rather than EEPROM. See the Memory section
for more details.
Copy Data [48h, XX]. This command copies the contents of shadow RAM to EEPROM for the 16-byte
EEPROM block containing address XX. Copy data commands that address locked blocks are ignored.
While the copy data command is executing, the EEC bit in the EEPROM register is set to 1 and writes to
EEPROM addresses are ignored. Reads and writes to non-EEPROM addresses can still occur while the
copy is in progress. The copy data command execution time, tEEC, is 2ms typical and starts after the last
address bit is transmitted.
Recall Data [B8h, XX]. This command recalls the contents of the 16-byte EEPROM block containing
address XX to shadow RAM.
Lock [6Ah, XX]. This command locks (write-protects) the 16-byte block of EEPROM memory
containing memory address XX. The LOCK bit in the EEPROM register must be set to l before the lock
command is executed. If the LOCK bit is 0, the lock command has no effect. The lock command is
permanent; a locked block can never be written again.
17 of 24
DS2761
Table 4. FUNCTION COMMANDS
COMMAND
Read Data
Write Data
Copy Data
Recall Data
Lock
DESCRIPTION
Reads data from
memory starting at
address XX
Writes data to memory
starting at address XX
Copies shadow RAM
data to EEPROM block
containing address XX
Recalls EEPROM block
containing address XX
to shadow RAM
Permanently locks the
block of EEPROM
containing address XX
COMMAND
PROTOCOL
BUS STATE AFTER
COMMAND
PROTOCOL
BUS DATA
69h, XX
Master Rx
Up to 256 bytes
of data
6Ch, XX
Master Tx
Up to 256 bytes
of data
48h, XX
Bus idle
None
B8h, XX
Bus idle
None
6Ah, XX
Bus idle
None
18 of 24
DS2761
Figure 16. NET ADDRESS COMMAND FLOW CHART
MASTER Tx
RESET PULSE
DS2761 Tx
PRESENCE PULSE
MASTER Tx
NET ADDRESS
COMMAND
33h / 39h
READ
55h
MATCH
NO
YES
F0h
SEARCH
NO
YES
YES
MASTER Tx
BIT 0
DS2761 Tx
FAMILY CODE
1 BYTE
AAh
SWAP
NO
DS2761 Tx BIT 0
DS2761 Tx BIT 0
NO
CCh
SKIP
YES
YES
MASTER Tx
BIT 0
MASTER Tx
FUNCTION
COMMAND
MASTER Tx BIT 0
DS2761 Tx
SERIAL NUMBER
6 BYTES
BIT 0
MATCH ?
DS2761 Tx
CRC
1 BYTE
NO
NO
YES
BIT 0
MATCH ?
NO
YES
YES
MASTER Tx
BIT 1
BIT 0
MATCH ?
MASTER Tx
BIT 1
DS2761 Tx BIT 1
DS2761 Tx BIT 1
MASTER Tx BIT 1
BIT 1
MATCH ?
YES
MASTER Tx
BIT 63
NO
NO
NO
BIT 1
MATCH ?
YES
BIT 1
MATCH ?
YES
MASTER Tx
BIT 63
DS2761 Tx BIT 63
DS2761 Tx BIT 63
MASTER Tx BIT 63
MASTER Tx
FUNCTION
COMMAND
YES
NO
BIT 63
MATCH ?
NO
BIT 63
MATCH ?
YES
FALLING EDGE
OF DQ
RISING EDGE
OF DQ
DS2761 TO
SLEEP MODE
DS2761 TO
ACTIVE MODE
19 of 24
NO
DS2761
I/O SIGNALING
The 1-Wire bus requires strict signaling protocols to insure data integrity. The four protocols used by the
DS2761 are as follows: the initialization sequence (reset pulse followed by presence pulse), write 0, write
1, and read data. All of these types of signaling except the presence pulse are initiated by the bus master.
The initialization sequence required to begin any communication with the DS2761 is shown in Figure 17.
A presence pulse following a reset pulse indicates that the DS2761 is ready to accept a net address
command. The bus master transmits (Tx) a reset pulse for tRSTL. The bus master then releases the line and
goes into receive mode (Rx). The 1-Wire bus line is then pulled high by the pullup resistor. After
detecting the rising edge on the DQ pin, the DS2761 waits for tPDH and then transmits the presence pulse
for tPDL.
Figure 17. 1-WIRE INITIALIZATION SEQUENCE
tRSTL
tRSTH
tPDH
tPDL
PACK+
DQ
PACKLINE TYPE LEGEND:
BUS MASTER ACTIVE LOW
DS2761 ACTIVE LOW
BOTH BUS MASTER AND
DS2761 ACTIVE LOW
RESISTOR PULLUP
WRITE-TIME SLOTS
A write-time slot is initiated when the bus master pulls the 1-Wire bus from a logic-high (inactive) level
to a logic-low level. There are two types of write-time slots: write 1 and write 0. All write-time slots must
be tSLOT (60ms to 120ms) in duration with a 1ms minimum recovery time, tREC, between cycles. The
DS2761 samples the 1-Wire bus line between 15ms and 60ms after the line falls. If the line is high when
sampled, a write 1 occurs. If the line is low when sampled, a write 0 occurs (see Figure 18). For the bus
master to generate a write 1 time slot, the bus line must be pulled low and then released, allowing the line
to be pulled high within 15ms after the start of the write time slot. For the host to generate a write 0 time
slot, the bus line must be pulled low and held low for the duration of the write-time slot.
READ-TIME SLOTS
A read-time slot is initiated when the bus master pulls the 1-Wire bus line from a logic-high level to a
logic-low level. The bus master must keep the bus line low for at least 1ms and then release it to allow the
DS2761 to present valid data. The bus master can then sample the data tRDV (15ms) from the start of the
read-time slot. By the end of the read-time slot, the DS2761 releases the bus line and allows it to be
pulled high by the external pullup resistor. All read-time slots must be tSLOT (60ms to 120ms) in duration
with a 1ms minimum recovery time, tREC, between cycles. See Figure 18 for more information.
20 of 24
DS2761
Figure 18. 1-WIRE WRITE- AND READ-TIME SLOTS
WRITE 0 SLOT
WRITE 1 SLOT
tSLOT
tLOW0
tLOW1
tSLOT
tREC
PACK+
DQ
PACKDS2761 SAMPLE WINDOW
MIN
TYP
MAX
15ms
15ms
DS2761 SAMPLE WINDOW
MIN
TYP
MAX
>1ms
30ms
15ms
READ 0 SLOT
15ms
30ms
READ 1 SLOT
tSLOT
tSLOT
tREC
PACK+
DQ
PACK–
>1ms
MASTER SAMPLE WINDOW
tRDV
MASTER SAMPLE WINDOW
tRDV
LINE TYPE LEGEND:
BUS MASTER ACTIVE LOW
DS2761 ACTIVE LOW
BOTH BUS MASTER AND
DS2761 ACTIVE LOW
RESISTOR PULLUP
Figure 19. SWAP COMMAND TIMING
tSWL
DQ
tSWOFF
CC , DC
tSWON
CC , DC
21 of 24
DS2761
ABSOLUTE MAXIMUM RATINGS*
Voltage on PLS and CC Pin, Relative to VSS
Voltage on PIO Pin, Relative to VSS
Voltage on VIN and PS, Relative to VSS
Voltage on any Other Pin, Relative to VSS
Continuous Internal Sense Resistor Current
Pulsed Internal Sense Resistor Current
Operating Temperature Range
Storage Temperature Range
Soldering Temperature
-0.3V to +18V
-0.3V to +12V
-0.3V to VDD + 0.3
-0.3V to +6V
±2.5A
±50A for <100µs/sec, <1000 pulses
-40°C to +85°C
-55°C to +125°C
See IPC/JEDECJ-STD-020A
* This is a stress rating only and functional operation of the device at these or any other conditions above
those indicated in the operation sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods of time may affect reliability.
RECOMMENDED DC
OPERATING CONDITIONS
PARAMETER
Supply Voltage
Data Pin
SYMBOL
VDD
DQ
CONDITIONS
DC ELECTRICAL CHARACTERISTICS
PARAMETER
Active Current
Sleep Mode Current
Input Logic High:
DQ, PIO
Input Logic High: PS
Input Logic Low:
DQ, PIO
Input Logic Low: PS
Output Logic High:
CC
Output Logic High:
DC
Output Logic Low:
CC , DC
Output Logic Low:
DQ, PIO
DQ Pulldown Current
Input Resistance: VIN
Internal Current-Sense
Resistor
DQ Low to Sleep time
SYMBOL CONDITIONS
IACTIVE
DQ = VDD,
norm. operation
ISLEEP
DQ = 0V,
no activity,
PS floating
VIH
VIH
(-20°C to +70°C, 2.5V £ VDD £ 5.5V)
MIN
2.5
-0.3
TYP
MAX
5.5
+5.5
UNITS
V
V
NOTES
1
1
(-20°C to +70°C, 2.5V £ VDD £ 5.5V)
MIN
TYP
60
MAX
90
UNITS
mA
1
2
mA
NOTES
1.5
V
1
VDD 0.2V
V
1
VIL
0.4
V
1
VIL
VOH
0.2
IOH = -0.1mA
V
V
1
1
VOH
IOH = -0.1mA
V
1
VOL
IOL = 0.1mA
0.4
V
1
VOL
IOL = 4mA
0.4
V
1
30
mA
MW
mW
IPD
RIN
RSNS
VPLS 0.4V
VDD 0.4V
1
+25°C
tSLEEP
5
20
2.1
22 of 24
25
s
DS2761
ELECTRICAL CHARACTERISTICS:
PROTECTION CIRCUITRY
PARAMETER
Overvoltage Detect
Charge Enable
Undervoltage Detect
Overcurrent Detect
Overcurrent Detect
Short-Circuit Detect
Short-Circuit Detect
Overvoltage Delay
Undervoltage Delay
Overcurrent Delay
Short-Circuit Delay
Test Threshold
Test Current
Recovery Charge Current
SYMBOL
VOV
VCE
VUV
IOC
VOC
ISC
VSC
tOVD
tUVD
tOCD
tSCD
VTP
ITST
IRC
MIN
4.325
4.250
4.10
2.5
1.8
45
5.0
150
0.8
90
5
80
0.5
10
0.5
ELECTRICAL CHARACTERISTICS:
TEMPERATURE, VOLTAGE, CURRENT
PARAMETER
Temperature Resolution
Temperature Full-Scale
Magnitude
Temperature Error
Voltage Resolution
Voltage Full-Scale
Magnitude
Voltage Offset Error
Voltage Gain Error
Current Resolution
Current Full-Scale
Magnitude
Current Offset Error
Current Gain Error
Accumulated Current
Resolution
Current Sampling
Frequency
Internal Timebase Accuracy
SYMBOL
TLSB
TFS
TERR
VLSB
VFS
MIN
TYP
4.350
4.275
4.15
2.6
1.9
47.5
8.0
200
1
100
10
100
1.0
20
1
MAX
4.375
4.300
4.20
2.7
2.0
50
11
250
1.2
110
20
120
1.5
40
2
TYP
0.125
4.88
1
1
3
1, 4
3
1
mA
mA
13
NOTES
±3
°C
mV
V
5
1
5
LSB
%
mA
mV
A
mV
LSB
%
6
1
3
1
fSAMP
0.25
6.25
1456
tERR
±1
23 of 24
V
V
A
mV
A
mV
sec
ms
ms
ms
V
UNITS
°C
°C
0.625
15.625
2.56
64
IOERR
IGERR
qCA
NOTES
1, 2
MAX
4.75
1.9
UNITS
V
(-20°C to +50°C, 2.5V £ VDD £ 5.5V)
127
VOERR
VGERR
ILSB
IFS
(0°C to +50°C, 2.5V £ VDD £ 5.5V)
mAhr
µVhr
Hz
±3
%
3
4
3, 4
7
8
3, 9
4
3
4
10
DS2761
ELECTRICAL CHARACTERISTICS:
1-WIRE INTERFACE
PARAMETER
Time Slot
Recovery Time
Write 0 Low Time
Write 1 Low Time
Read Data Valid
Reset Time High
Reset Time Low
Presence Detect High
Presence Detect Low
SWAP Timing Pulse Width
SWAP Timing Pulse Falling
Edge to DC Release
SWAP Timing Pulse Rising Edge
to DC Engage
DQ Capacitance
SYMBOL
tSLOT
tREC
tLOW0
tLOW1
tRDV
tRSTH
tRSTL
tPDH
tPDL
tSWL
tSWOFF
MIN
60
1
60
1
480
480
15
60
0.2
0
960
60
240
120
1
tSWON
0
Copy to EEPROM Time
EEPROM Copy Endurance
TYP
SYMBOL
tEEC
NEEC
MIN
25000
MAX
120
120
15
15
CDQ
EEPROM RELIABILITY SPECIFICATION
PARAMETER
(-20°C to +70°C, 2.5V £ VDD £ 5.5V)
UNITS
ms
ms
ms
ms
ms
ms
ms
ms
ms
ms
NOTES
ms
12
1
ms
12
60
pF
(-20°C to +70°C, 2.5V £ VDD £ 5.5V)
TYP
MAX
UNITS
NOTES
2
10
ms
cycles
11
NOTES
1)
2)
3)
4)
5)
All voltages are referenced to VSS.
See the Ordering Information section to determine the corresponding part number for each VOV value.
Internal current-sense resistor configuration.
External current-sense resistor configuration.
Self-heating due to output pin loading and sense resistor power dissipation can alter the reading from
ambient conditions.
6) Voltage offset measurement is with respect to VOV at +25°C.
7) The current register supports measurement magnitudes up to 2.56A using the internal sense resistor
option and 64mV with the external resistor option. Compensation of the internal sense resistor value
for process and temperature variation can reduce the maximum reportable magnitude to 1.9A.
8) Current offset error null to ±1LSB typically requires 3.5s in-system calibration by user.
9) Current gain error specification applies to gain error in converting the voltage difference at IS1 and
IS2, and excludes any error remaining after the DS2761 compensates for the internal sense resistor’s
temperature coefficient of 3700ppm/°C to an accuracy of ±500ppm/°C. The DS2761 does not
compensate for external sense resistor characteristics, and any error terms arising from the use of an
external sense resistor should be taken into account when calculating total current measurement error.
10) Typical value for tERR is at 3.6V and +25°C.
11) Four year data retention at +70°C.
12) Typical load capacitance on DC and CC is 1000pF.
13) Test conditions are PLS = 4.1V, VDD = 2.5V. Maximum current for conditions of PLS = 15V,
VDD = 0V is 10mA.
24 of 24