PRODUC T BRIEF 0 S122 S1220 SONET/SDH/ATM Quad OC-3/12 with Clock Data Recovery (CDR) Features Description • Complies with Bellcore and ITU-T specifications for jitter tolerance, jitter transfer, and jitter generation • On-chip high-frequency PLLs for clock generation and clock recovery • Supports Data Rates of 155.52 Mbps (OC-3) and 622.08 Mbps (OC-12) • LVDS or LVPECL differential serial interface • Internal termination of the optic’s LVPECL driver renders a seamless power saving connection • Typical 320 mW power in LVDS I/O mode • Directly compatible with 2.5 V or 3.3 V LVDS, 3.3 V LVPECL (DC and AC) • 196 PBGA Package,15x15 mm2 with Green/ RoHS compliant lead free option • CMOS 0.13 micron technology • 1.2 V and 3.3 V/2.5 V Power supply • Receiver lock detect output for each channel • Continued on next page... • Signal detect input on each channel • Selectable reference frequencies of 19.44, 77.76 or 155.52 MHz • Quad configuration, mixed Mode OC-3/OC-12 • Independent power down of unused channels • Drop-in-replacement for S1212 The S1220 device consists of four CDR modules. Each of the modules can independently run at the OC-3 or OC-12 data rate. The S1220 can also be provisioned to mix and match OC-3 and OC12 data streams within the same device. Applications • • • • • • • • • SONET/SDH OC-3/OC-12 SONET/SDH modules SONET/SDH test equipment ATM over SONET/SDH Section repeaters Add Drop Multiplexers (ADM) Broad-band cross-connects Fiber optic terminators Fiber optic test equipment The S1221 is divided into four transmitter channels and four receiver channels. AMCC Suggested Interface Devices The S1220 can be configured in Media Independent Interface (MII) mode or in Non-MII mode. The S1220 minimizes the external components on the board: no external loop filter component, internally biased outputs, internally provided common mode bias for AC input, and internally provided bias for external LVPECL driver. The S1220 offers significant advantages in power and real estate savings with high level of integration, and a small package. The figure below, System Block Diagram, shows a typical network application. Overview The function of the S1220 clock and data recovery unit is to derive high speed timing signals for SONET/SDH-based equipment. The S1220 receives either an OC-12 or an OC-3 scrambled NRZ signal and recovers the clock from the data stream. The device outputs a differential bit clock and retimed data. FPGA Framers With Integrated SERDES Or ASIC OTX DATA CDR DATA CDR CLOCK DATA ORX OTX ORX ORX DATA CDR DATA CDR CLOCK OTX OTX DATA CDR CLOCK ORX OTX CDR DATA DATA CDR CLOCK MII port AMCC S1208 (EVROS) STS-12/STM-4 DS3/E3/DS1 E1/VT/ TU SONET/SDH Mapper Agilent HFBR-5908E SFF Optical Transceiver Sumitomo SCP6802-GL SCM6005 SFP & SFF Optical Transceiver Finisar FTRJ1322P1xTR SFP Optical Transceiver OCP TRPN03 & TRPN12 SFP Optical Transceiver JDS Uniphase CT2-P SFP Optical Transceiver S1220 S1220 CDR DATA OC-48/4 x OC-12 SONET/SDH Framer and channelized ATM/POS Mapper Internal clocking and control functions are transparent to the user. CDR DATA CDR CLOCK ORX AMCC S4806 (OHIO) • Serial data input • Serial Data and recovered clock outputs DATA OTX SONET/SDH Mapper STS-48/STM-16, 4 x STS-12/STM, 4 x STS-3/STM-1 The sequence of operations is as follows for each Channel: The Low Voltage LVDS or LVPECL interfaces guarantee compliance with the bit-error rate requirements of the Telcordia and ITU-T standards. CDR DATA CDR CLOCK AMCC S4805 (DANUBE) ORX ORX DATA CDR DATA CDR CLOCK DATA CDR DATA CDR CLOCK OTX ORX OTX MII port System Block Diagram with the S1220 FPGA Framer With integrated SERDES Or ASIC SPECIFIC AT IONS S1220 6290 Sequence Dr. San Diego, CA 92121 P 858 450 9333 F 858 450 9885 www.amcc.com For technical support, please call 1-800-840-6055 or 858-535-6517, or email [email protected]. AMCC reserves the right to make changes to its products, its datasheets, or related documentation, without notice and warrants its products solely pursuant to its terms and conditions of sale, only to substantially comply with the latest available datasheet. Please consult AMCC’s Term and Conditions of Sale for its warranties and other terms, conditions and limitations. AMCC may discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information is current. AMCC does not assume any liability arising out of the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others. AMCC reserves the right to ship devices of higher grade in place of those of lower grade. AMCC SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. AMCC is a registered trademark of Applied Micro Circuits Corporation. PowerPC and the PowerPC logo are registered trademarks of IBM Corporation. All other trademarks are the property of their respective holders. Copyright © 2006 Applied Micro Circuits Corporation. All Rights Reserved. S1220_PB2020_v0.04_20061103