ETC PI74ST1G79CX

PI74ST1G79
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
SOTiny™ Gate ST
Single Positive-Edge-Triggered
D-Type Flip-Flop
Features
Description
• High-speed: tPD = 1.8ns typical
The PI74ST1G79 is a Single Positive-Edge-Triggered D-Type FlipFlop that operates over the 1.8V to 3.6V VCC operating range.
• Broad operating range: VCC = 1.8V–3.6V
Pericom’s PI74ST series of products are produced using the
Company’s advanced submicron technology.
• Power down high-impedance inputs/outputs
• High output drive: ±24mA at 3V VCC
• Package: 5-pin space saving SOT23 and SC70
Block Diagram
Pinout
DIN 1
CLK 2
5-Pin
T,C
DIN
5 VCC
4 QOUT
GND 3
QOUT
CLK
Recommended Operating Conditions(1)
Pin Description
Pin Name s
De s cription
CLK
Clock
Supply Voltage (VCC)
DIN
Input
Q OUT
Output
Parame te r
Function Table
Inputs
Output
CLK
D
Q
↑
↑
L
H
L
X
H
L
Q0
Condition
M in. M ax.
1.8
3.6
Input Voltage (VIN)
0
5.5
O utput Voltage (VOUT)
0
VCC
O perating Temperature
–40
85
VCC = 1.8V,
2.5V±0.2V
0
20
VCC = 3.3V,
±0.3V
0
Input Rise and
Fall Time (tr,tf)
Units
V
°C
ns/V
10
Note:
1. Unused inputs must be held HIGH or LOW. They may not float.
Notes:
H = HIGH Voltage Level
L = LOW Voltage Level
X = Don’t Care
↑ = LOW-to-HIGH Transition
Q0 = Level of Q before the indicated steady-state input conditions were established.
1
PS8519C
08/08/01
PI74ST1G79
SOTiny™ Gate ST Single
Positive-Edge-Triggered D-Type Flip-Flop
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Absolute Maximum Ratings
Note:
Absolute maximum ratings are DC values beyond which the device
may be damaged or have its useful life impaired. The datasheet
specifications should be met, without exception, to ensure that the
system design is reliable over its power supply, temperature, and
output/input loading variables. Pericom does not recommend
operation outside datasheet specifications.
Supply Voltage (VCC) ........................................ –0.5V to +4V
DC Input Voltage (VIN) ..................................... –0.5V to +6V
DC Output Voltage (VOUT) ............................... –0.5V to +6V
DC Input Diode Current (IIK) ..................... –50mA to 20mA
DC Output Diode Current (IOK) ................. –50mA to 20mA
DC Output Current (IOUT) ......................................... ±50mA
DC VCC/GND Current (ICC/IGND) .............................. ±50mA
Storage Temperature (TSTG) ....................... –65°C to +150°C
Junction Lead Temperature (IOS) ................................. 200°C
Power Dissipation SOT23 .......................................... 200mW
SC70 ............................................ 150mW
DC Electrical Characteristics (Over supply voltage and operating temperature ranges, unless otherwise specified)
Symbol
Parame te r
VCC
(V)
VIH
HIGH Level
Input Voltage
1.8
2.3- 3.6
VIL
LOW Level
Input Voltage
1.8
2.3- 3.6
VOH
HIGH Level
Output Voltage
TA = –40°C
to +85°C
TA = +25°C
Conditions
M in.
Typ.
M ax.
0.75VCC
0.70VCC
M in.
0.25VCC
0.30VCC
0.25VCC
0.30VCC
VIN = VIH IOH = –100µA
1.7
2.2
2.9
1.79
2.29
2.99
1.7
2.2
2.9
2.3
3.0
3.0
IOH = –8mA
IOH = –16mA
IOH = –24mA
1.9
2.4
2.3
2.13
2.71
2.55
1.9
2.4
2.3
VIN = VIH
M ax.
0.75VCC
0.70VCC
1.8
2.3
3.0
1.8
2.3
3.0
V
IOL = 100µA
0.01
0.01
0.00
0.1
0.1
0.1
0.1
0.1
0.1
IOL = 8mA
IOL = 16mA
IOL = 24mA
0.10
0.18
0.28
0.3
0.4
0.55
0.3
0.4
0.55
VOL
LOW Level
Output Voltage
IIN
Input Leakage
Current
0- 3.6
0 ≤VIN ≤5.5V
–1
1
–1
1
IOFF
Power Off
Leakage Current
0.0
VIN or VOUT = 5.5V
–1
1
–1
1
ICC
Quiescent Supply
Current
1.8- 3.6
VIN = 5.5V, GND
2.3
3.0
3.0
2
Units
1.0
µA
10
PS8519C
08/08/01
PI74ST1G79
SOTiny™ Gate ST Single
Positive-Edge-Triggered D-Type Flip-Flop
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
AC Electrical Characteristics
Symbol
fMAX
tPLH,
tPHL
Parame te r
Maximum Clock
Frequency
Propagation Delay
CLK to QOUT
TA = +25°C
TA = –40°C to +85°C
VCC (V)
Conditions
1.8
2.5 ±0.2
3.3 ±0.3
CL = 50pF,
RL = 500Ω
1.8
2.5 ±0.2
3.3 ±0.3
CL = 15pF,
RL = 1MΩ
2.5
2.0
1.5
3.3
2.1
1.5
4.3
2.8
2.1
2.5
2.0
1.4
4.8
3.1
2.3
1
3
3.3 ±0.3
CL = 50pF,
RL = 500Ω
2.0
2.8
3.7
1.6
4.0
1
3
M in.
Typ.
M ax.
M in.
M ax.
100
125
150
Units
Fig. No.
MHz
1
3
tS
Setup Time,
CLK to DIN
2.5 ±0.2
3.3 ±0.3
CL = 50pF,
RL = 500Ω
2.5
2.0
1
4
tH
Hold Time,
CLK to DIN
2.5 ±0.2
3.3 ±0.3
CL = 50pF,
RL = 500Ω
1.5
1.5
1
4
tW
Pulse Width, CLK
2.5 ±0.2
3.3 ±0.3
CL = 50pF,
RL = 500Ω
3.0
2.8
1
4
ns
Capacitance(3)
Symbol
Parame te r
Typ.
CIN
Input Capacitance
3
COUT
Output Capacitance
4
Power Dissipation Capacitance(4)
10
12
CPD
M ax.
Units
Conditions
VCC = Open, VIN = 0V or VCC
pF
VCC = 3.3V, VIN = 0V or VCC
VCC = 3.3V
VCC = 5.0V
Notes:
3. TA = +25°C, f= 1 MHz
4. CPD is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption
(ICCD) at no output loading and operating at 50% duty cycle (see Figure 2). CPD is related to ICCD dynamic operating current by
the expression: ICCD = (CPD)(VCC)(fIN) + (ICC static).
3
PS8519C
08/08/01
PI74ST1G79
SOTiny™ Gate ST Single
Positive-Edge-Triggered D-Type Flip-Flop
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
AC Loading and Waveforms
VCC
VCC
A
CLK
QOUT
DIN
CL
CLK
RL
QOUT
DIN
CL includes load and stray capacitance
Input PRR = 1.0 MHz; tW = 500ns
Input = AC Waveform; tr = tf = 1.8ns;
PRR = 10 MHz; Duty Cycle = 50%
Figure 1. AC Test Circuit
Figure 2. ICCD Test Circuit
tr = 3ns
90%
CLK
tf = 3ns
VCC
90%
50%
50%
10%
10%
GND
tW
VCC
90%
90%
DIN
10%
10%
tPLH
GND
VOH
QOUT
50%
50%
VOL
tPHL
Figure 3. AC Waveforms
tf = tr <1.2ns
tr
90%
CLK
tWL
50%
50%
tWH
10%
tS
90%
Data
Input
VCC
90%
50%
10%
10%
GND
tH
90%
VCC
50%
10%
GND
Figure 4. AC Waverforms
4
PS8519C
08/08/01
PI74ST1G79
SOTiny™ Gate ST Single
Positive-Edge-Triggered D-Type Flip-Flop
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
5-Pin SOT23 (T) Package
.075
1.90
BSC
5
4
.059 1.50 .102 2.60
.068 1.75 .1183.00
1
2
3
0º - 10º
Datum "A"
.004 0.10
.023 0.60
.037
0.95
BSC
.014 0.35
.019 0.50
X.XX DENOTES DIMENSIONS
X.XX IN MILIMETERS
.110 2.80
.118 3.00
.057 1.45MAX.
SEATING
PLANE
.000 0.00
.005 0.15
5-Pin SC70 (C) Package
.079 2.00 BSC
.051
1.30
BSC
5
4
.049
1.25
BSC
.083
2.10
BSC
1
2
.026 0.65
BSC
VIEW A
3
GUAGE PLANE
.006
.011
0.15
0.30
SEATING PLANE
4˚-10˚
.010
.018
0.26
0.46
.321
BSC
0.15
0˚-8˚
.017 0.42 REV
1.10 MAX
SEATING PLANE
0
0
.004 0.10
XXX DENOTES DIMENSIONS
XXX IN MILLIMETERS
Notes:
1. Controlling dimensions in millimeters
2. Ref: JEDEC MO-203AA
Ordering Information
Part
Pin-Package
Top M arkting
Ope rating Range
PI74ST1G79TX
5- Pin - SO T23
L4F
–40ºC to 85ºC
PI74ST1G79CX
5- Pin - SC70
L4F
–40ºC to 85ºC
Pericom Semiconductor Corporation
2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com
5
PS8519C
08/08/01