Renesas H83724 Renesas 8-bit single-chip microcomputer h8 family/h8/300l sery Datasheet

To all our customers
Regarding the change of names mentioned in the document, such as Hitachi
Electric and Hitachi XX, to Renesas Technology Corp.
The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas
Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog
and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.)
Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand
names are mentioned in the document, these names have in fact all been changed to Renesas
Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and
corporate statement, no changes whatsoever have been made to the contents of the document, and
these changes do not constitute any alteration to the contents of the document itself.
Renesas Technology Home Page: http://www.renesas.com
Renesas Technology Corp.
Customer Support Dept.
April 1, 2003
ADE-602-044B(O)
The revision list can be viewed directly by
clicking the title page.
The revision list summarizes the locations of
revisions and additions. Details should always
be checked by referring to the relevant text.
8
H8/3724 Group, H8/3754 Group
Hardware Manual
Renesas 8-Bit Single-Chip Microcomputer
H8 Family/H8/300L Series
Rev.3.00
Revision Date: Dec. 1994
Keep safety first in your circuit designs!
1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and
more reliable, but there is always the possibility that trouble may occur with them. Trouble with
semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate
measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or
(iii) prevention against any malfunction or mishap.
Notes regarding these materials
1. These materials are intended as a reference to assist our customers in the selection of the Renesas
Technology Corp. product best suited to the customer's application; they do not convey any license
under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or
a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any thirdparty's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or
circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and
algorithms represents information on products at the time of publication of these materials, and are
subject to change by Renesas Technology Corp. without notice due to product improvements or
other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or
an authorized Renesas Technology Corp. product distributor for the latest product information before
purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising
from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means,
including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data,
diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total
system before making a final decision on the applicability of the information and products. Renesas
Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the
information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or
system that is used under circumstances in which human life is potentially at stake. Please contact
Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when
considering the use of a product contained herein for any specific purposes, such as apparatus or
systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in
whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must
be exported under a license from the Japanese government and cannot be imported into a country
other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the
country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products
contained therein.
Rev. 3.00, 12/94, page ii of xiv
Preface
The H8/300L Series is a single-chip microcomputer built around the high-speed H8/300L CPU,
and equipped with peripheral system functions on chip. The H8/300L CPU has an instruction set
compatible with the H8/300 CPU, and is ideal for application to realtime control.
The H8/3724 and H8/3754 Series microcomputers are provided with a wide range of peripheral
system functions on chip, including a VFD controller/driver five timers, a 14-bit PWM, a twochannel serial communication interface, and an analog-to-digital converter. There are also highvoltage pins for direct VFD driving, making this chip especially suited to use as a microcontroller
in an embedded system requiring a VFD display.
This manual describes the H8/3724 and H8/3754 Series hardware. Refer to the H8/300L Series
Programming Manual for a detailed description of the instruction set.
Rev. 3.00, 12/94, page iii of xiv
Rev. 3.00, 12/94, page iv of xiv
Revised Sections and Contents
Page
Section
Revision Contents
All
–
Description of H8/3753 and H8/3754 added
All
–
“Pull-down MOS” modified to “pull-down
resistor”
1 to 4
Overview
Description of H8/3753 and H8/3754 added
18 to 20
Address Space
Description of H8/3753 and H8/3754 added
54
Notes on Data Access
Figure modified
55
Notes on Bit Manipulation
Description modified
91
ROM overview
Description of H8/3753 and H8/3754 added
92
Socket Adapter Pin Arrangement
and Memory Map
Description of H8/3753 and H8/3754 added
105
RAM overview
Description of H8/3753 and H8/3754 added
112
Notes on Oscillators
Section added
185
14-Bit PWM overview
Description modified
212
Bit 5 Chip select output select (CS)
Description modified
218
Application Notes
Description added
332
List of Mask Options
Description modified including H8/3753 and
H8/3754 addition
333
Rise Time/Fall Time of High-Voltage
Pins
Description modified
Rev. 3.00, 12/94, page v of xiv
Rev. 3.00, 12/94, page vi of xiv
Contents
Section 1
1.1
1.2
1.3
Overview..........................................................................................................
Overview.........................................................................................................................
Internal Block Diagram ..................................................................................................
Pin Arrangement and Functions .....................................................................................
1.3.1 Pin Arrangement.................................................................................................
1.3.2 Pin Functions ......................................................................................................
Section 2
2.1
2.2
2.3
2.4
2.5
2.6
2.7
1
1
5
6
6
8
CPU ................................................................................................................... 17
Overview.........................................................................................................................
2.1.1 Features...............................................................................................................
2.1.2 Address Space.....................................................................................................
2.1.3 Register Configuration........................................................................................
Register Descriptions......................................................................................................
2.2.1 General Registers................................................................................................
2.2.2 Control Registers ................................................................................................
2.2.3 Initial Register Values.........................................................................................
Data Formats...................................................................................................................
2.3.1 Data Formats in General Registers .....................................................................
2.3.2 Memory Data Formats ........................................................................................
Addressing Modes ..........................................................................................................
2.4.1 Addressing Modes ..............................................................................................
2.4.2 Effective Address Calculation ............................................................................
Instruction Set.................................................................................................................
2.5.1 Data Transfer Instructions ..................................................................................
2.5.2 Arithmetic Operations ........................................................................................
2.5.3 Logic Operations ................................................................................................
2.5.4 Shift Operations ..................................................................................................
2.5.5 Bit Manipulations ...............................................................................................
2.5.6 Branching Instructions........................................................................................
2.5.7 System Control Instructions ...............................................................................
2.5.8 Block Data Transfer Instruction .........................................................................
CPU States ......................................................................................................................
2.6.1 Overview.............................................................................................................
2.6.2 Program Execution State ....................................................................................
2.6.3 Program Halt State..............................................................................................
2.6.4 Exception-Handling States .................................................................................
Basic Operation Timing..................................................................................................
2.7.1 Access to On-Chip Memory (RAM, ROM) .......................................................
2.7.2 Access to On-Chip Peripheral Modules .............................................................
17
17
18
21
22
22
22
24
24
25
26
27
27
29
33
35
37
38
38
40
44
46
47
49
49
50
50
50
51
51
52
Rev. 3.00, 12/94, page vii of xiv
2.8
Application Notes ........................................................................................................... 53
2.8.1 Notes on Data Access ......................................................................................... 53
2.8.2 Notes on Bit Manipulation.................................................................................. 55
Section 3
3.1
3.2
3.3
3.4
System Control ..............................................................................................
Overview.........................................................................................................................
Exception Handling ........................................................................................................
3.2.1 Reset ...................................................................................................................
3.2.2 Interrupts.............................................................................................................
3.2.3 Interrupt Control Registers .................................................................................
3.2.4 External Interrupts ..............................................................................................
3.2.5 Internal Interrupts ...............................................................................................
3.2.6 Operations When an Interrupt is Raised.............................................................
3.2.7 Return from an Interrupt.....................................................................................
3.2.8 Interrupt Response Time.....................................................................................
3.2.9 Valid Interrupts in Each Mode............................................................................
3.2.10 Notes on Stack Area Use ....................................................................................
System Modes.................................................................................................................
3.3.1 Active Mode .......................................................................................................
3.3.2 Low-Power Operation Mode ..............................................................................
3.3.3 Application Notes ...............................................................................................
System Control Registers ...............................................................................................
3.4.1 System Control Register 1 (SYSCR1)................................................................
3.4.2 System Control Register 2 (SYSCR2)................................................................
Section 4
4.1
4.2
4.3
4.4
4.5
59
59
59
59
60
62
70
71
71
76
76
77
78
79
80
80
86
87
87
89
ROM.................................................................................................................. 91
Overview......................................................................................................................... 91
4.1.1 Block Diagram.................................................................................................... 91
PROM Mode................................................................................................................... 92
4.2.1 Setting to PROM Mode ...................................................................................... 92
4.2.2 Socket Adapter Pin Arrangement and Memory Map ......................................... 92
H8/3724ZTAT Programming .......................................................................................... 96
4.3.1 Writing and Verifying ......................................................................................... 96
4.3.2 Precautions When Writing.................................................................................. 99
H8/3726ZTAT Programming .......................................................................................... 100
4.4.1 Writing and Verifying ......................................................................................... 100
4.4.2 Precautions When Writing.................................................................................. 103
Reliability of Written Data ............................................................................................. 104
Rev. 3.00, 12/94, page viii of xiv
Section 5
5.1
RAM ................................................................................................................. 105
Overview......................................................................................................................... 105
5.1.1 Block Diagram.................................................................................................... 105
5.1.2 Display RAM Area ............................................................................................. 106
Section 6
6.1
6.2
6.3
6.4
Clock Pulse Generators ............................................................................... 107
Overview......................................................................................................................... 107
6.1.1 Block Diagram.................................................................................................... 107
System Clock Generator ................................................................................................. 108
Subclock Generator ........................................................................................................ 111
Note on Oscillators ......................................................................................................... 112
Section 7
7.1
7.2
7.3
7.4
7.5
7.6
I/O Ports ........................................................................................................... 113
Overview......................................................................................................................... 113
7.1.1 Port Types and Mask Options............................................................................. 115
7.1.2 Pull-Up MOS ...................................................................................................... 116
7.1.3 Pull-Down Resistor............................................................................................. 118
Port 0 ............................................................................................................................ 119
7.2.1 Overview............................................................................................................. 119
7.2.2 Register Configuration and Description ............................................................. 119
7.2.3 Pin Functions ...................................................................................................... 120
7.2.4 Pin States ............................................................................................................ 120
Port 1 ............................................................................................................................ 121
7.3.1 Overview............................................................................................................. 121
7.3.2 Register Configuration and Description ............................................................. 121
7.3.3 Pin Functions ...................................................................................................... 126
7.3.4 Pin States ............................................................................................................ 127
Port 3 ............................................................................................................................ 128
7.4.1 Overview............................................................................................................. 128
7.4.2 Register Configuration and Description ............................................................. 128
7.4.3 Pin Functions ...................................................................................................... 129
7.4.4 Pin States ............................................................................................................ 129
Port 4 ............................................................................................................................ 130
7.5.1 Overview............................................................................................................. 130
7.5.2 Register Configuration and Description ............................................................. 130
7.5.3 Pin Functions ...................................................................................................... 131
7.5.4 Pin States ............................................................................................................ 131
Port 5 ............................................................................................................................ 132
7.6.1 Overview............................................................................................................. 132
7.6.2 Register Configuration and Description ............................................................. 132
7.6.3 Pin Functions ...................................................................................................... 133
Rev. 3.00, 12/94, page ix of xiv
7.7
7.8
7.9
7.10
7.11
7.6.4
Port 6
7.7.1
7.7.2
7.7.3
7.7.4
Port 7
7.8.1
7.8.2
7.8.3
7.8.4
Port 8
7.9.1
7.9.2
7.9.3
7.9.4
Port 9
7.10.1
7.10.2
7.10.3
7.10.4
Port A
7.11.1
7.11.2
7.11.3
7.11.4
Pin States ............................................................................................................ 133
............................................................................................................................ 134
Overview............................................................................................................. 134
Register Configuration and Description ............................................................. 134
Pin Functions ...................................................................................................... 135
Pin States ............................................................................................................ 135
............................................................................................................................ 136
Overview............................................................................................................. 136
Register Configuration and Description ............................................................. 136
Pin Functions ...................................................................................................... 137
Pin States ............................................................................................................ 137
............................................................................................................................ 138
Overview............................................................................................................. 138
Register Configuration and Description ............................................................. 138
Pin Functions ...................................................................................................... 140
Pin States ............................................................................................................ 140
............................................................................................................................ 141
Overview............................................................................................................. 141
Register Configuration and Description ............................................................. 141
Pin Functions ...................................................................................................... 145
Pin States ............................................................................................................ 147
............................................................................................................................ 148
Overview............................................................................................................. 148
Register Configuration and Description ............................................................. 148
Pin Functions ...................................................................................................... 149
Pin States ............................................................................................................ 149
Section 8
8.1
8.2
8.3
8.4
Timers ............................................................................................................... 151
Overview......................................................................................................................... 151
8.1.1 Prescaler Operation............................................................................................. 152
Timer A........................................................................................................................... 154
8.2.1 Overview............................................................................................................. 154
8.2.2 Register Descriptions.......................................................................................... 155
8.2.3 Timer Operation.................................................................................................. 157
Timer B ........................................................................................................................... 159
8.3.1 Overview............................................................................................................. 159
8.3.2 Register Descriptions.......................................................................................... 160
8.3.3 Timer Operation.................................................................................................. 162
Timer C ........................................................................................................................... 164
8.4.1 Overview............................................................................................................. 164
8.4.2 Register Descriptions.......................................................................................... 165
Rev. 3.00, 12/94, page x of xiv
8.5
8.6
8.7
8.8
8.4.3 Timer Operation.................................................................................................. 168
Timer D........................................................................................................................... 170
8.5.1 Overview............................................................................................................. 170
8.5.2 Register Descriptions.......................................................................................... 171
8.5.3 Timer Operation.................................................................................................. 173
Timer E ........................................................................................................................... 174
8.6.1 Overview............................................................................................................. 174
8.6.2 Register Descriptions.......................................................................................... 176
8.6.3 Timer Operation.................................................................................................. 180
Interrupts......................................................................................................................... 183
Application Notes ........................................................................................................... 183
Section 9
9.1
9.2
9.3
14-Bit PWM ................................................................................................... 185
Overview......................................................................................................................... 185
9.1.1 Features............................................................................................................... 185
9.1.2 Block Diagram.................................................................................................... 185
9.1.3 Pin Configuration................................................................................................ 186
9.1.4 Register Configuration........................................................................................ 186
Register Descriptions...................................................................................................... 187
9.2.1 PWM Control Register (PWCR) ........................................................................ 187
9.2.2 PWM Data Registers U and L (PWDRU, PWDRL) .......................................... 188
Operation ........................................................................................................................ 189
Section 10 SCI1 .................................................................................................................. 191
10.1
10.2
10.3
Overview......................................................................................................................... 191
10.1.1 Features............................................................................................................... 191
10.1.2 Block Diagram.................................................................................................... 191
10.1.3 Pin Configuration................................................................................................ 192
10.1.4 Register Configuration........................................................................................ 192
Register Descriptions...................................................................................................... 193
10.2.1 Serial Mode Register 1 (SMR1) ......................................................................... 193
10.2.2 Serial Data Register U1 (SDRU1) ...................................................................... 194
10.2.3 Serial Data Register L1 (SDRL1)....................................................................... 195
10.2.4 Serial Port Register 1 (SPR1) ............................................................................. 195
10.2.5 Port Mode Register 2 (PMR2) ............................................................................ 196
10.2.6 Port Mode Register 3 (PMR3) ............................................................................ 197
Operation ........................................................................................................................ 198
10.3.1 Overview............................................................................................................. 198
10.3.2 Data Transfer Format.......................................................................................... 199
10.3.3 Clock................................................................................................................... 199
10.3.4 Data Transmit/Receive........................................................................................ 199
Rev. 3.00, 12/94, page xi of xiv
10.3.5 SCI1 State Transitions ........................................................................................ 202
10.3.6 Transfer Clock Error Detection .......................................................................... 203
10.3.7 Interrupts............................................................................................................. 204
Section 11 SCI2 .................................................................................................................. 205
11.1
11.2
11.3
11.4
11.5
Overview......................................................................................................................... 205
11.1.1 Features............................................................................................................... 205
11.1.2 Block Diagram.................................................................................................... 205
11.1.3 Pin Configuration................................................................................................ 206
11.1.4 Register Configuration........................................................................................ 206
Register Descriptions...................................................................................................... 207
11.2.1 Start Address Register (STAR)........................................................................... 207
11.2.2 End Address Register (EDAR) ........................................................................... 207
11.2.3 Serial Control Register 2 (SCR2) ....................................................................... 208
11.2.4 Status Register (STSR) ....................................................................................... 209
11.2.5 Port Mode Register 3 (PMR3) ............................................................................ 211
Operation ........................................................................................................................ 213
11.3.1 Overview............................................................................................................. 213
11.3.2 Clock................................................................................................................... 214
11.3.3 Data Transfer Format.......................................................................................... 214
11.3.4 Data Transmit/Receive........................................................................................ 216
Interrupts......................................................................................................................... 218
Application Notes ........................................................................................................... 218
Section 12 VFD Controller/Driver ................................................................................ 219
12.1
12.2
12.3
12.4
12.5
Overview......................................................................................................................... 219
12.1.1 Features............................................................................................................... 219
12.1.2 Block Diagram.................................................................................................... 219
12.1.3 Pin Configuration................................................................................................ 220
12.1.4 Register Configuration........................................................................................ 220
Register Descriptions...................................................................................................... 221
12.2.1 VFD Digital Control Register (VFDR) .............................................................. 221
12.2.2 VFD Segment Control Register (VFSR) ............................................................ 224
12.2.3 Digit Beginning Register (DBR) ........................................................................ 226
Operation ........................................................................................................................ 228
12.3.1 Overview............................................................................................................. 228
12.3.2 Control Part......................................................................................................... 228
12.3.3 RAM Bit Correspondence to Digits/Segments................................................... 228
12.3.4 Procedure for Starting Operation........................................................................ 230
Interrupts......................................................................................................................... 230
Occurrence of Flicker when the VFD Register Is Rewritten.......................................... 230
Rev. 3.00, 12/94, page xii of xiv
Section 13 A/D Converter ................................................................................................ 231
13.1
13.2
13.3
13.4
13.5
13.6
Overview......................................................................................................................... 231
13.1.1 Features............................................................................................................... 231
13.1.2 Block Diagram.................................................................................................... 232
13.1.3 Pin Configuration................................................................................................ 233
13.1.4 Register Configuration........................................................................................ 233
Register Descriptions...................................................................................................... 234
13.2.1 A/D Result Register (ADRR) ............................................................................. 234
13.2.2 A/D Mode Register (AMR) ................................................................................ 234
13.2.3 A/D Start Register (ADSR) ................................................................................ 237
13.2.4 Port Mode Register 0 (PMR0) ............................................................................ 238
Operation ........................................................................................................................ 238
Interrupts......................................................................................................................... 238
Typical Use ..................................................................................................................... 239
Application Notes ........................................................................................................... 243
Section 14 Electrical Specifications.............................................................................. 245
14.1
14.2
14.3
14.4
14.5
Absolute Maximum Ratings ........................................................................................... 245
HD6473724 and HD6473726 Electrical Characteristics................................................ 246
14.2.1 HD6473724 and HD6473726 DC Characteristics.............................................. 246
14.2.2 HD6473724 and HD6473726 AC Characteristics.............................................. 252
14.2.3 HD6473724 and HD6473726 A/D Converter Characteristics............................ 255
HD6433723, HD6433724, HD6433725, HD6433726, HD6433753,
and HD6433754 Electrical Characteristics..................................................................... 256
14.3.1 HD6433723, HD6433724, HD6433725, HD6433726, HD6433753,
and HD6433754 DC Characteristics .................................................................. 256
14.3.2 HD6433723, HD6433724, HD6433725, HD6433726, HD6433753,
and HD6433754 AC Characteristics................................................................... 262
14.3.3 HD6433723, HD6433724, HD6433725, HD6433726, HD6433753,
and HD6433754 A/D Converter Characteristics ................................................ 265
Operational Timing......................................................................................................... 266
Differences in Electrical Characteristics between Mask ROM and ZTAT™ Versions... 269
Appendix A CPU Instruction Set.................................................................................. 271
A.1
A.2
A.3
Instruction Set List.......................................................................................................... 271
Operation Code Map....................................................................................................... 272
Number of States Required for Execution...................................................................... 274
Appendix B I/O Register Field ...................................................................................... 281
B.1
I/O Register Fields (1) .................................................................................................... 281
Rev. 3.00, 12/94, page xiii of xiv
B.2
I/O Register Fields (2) .................................................................................................... 284
Appendix C I/O Port Block Diagrams ......................................................................... 313
C.1
C.2
C.3
C.4
C.5
C.6
C.7
C.8
C.9
C.10
Port 0 Block Diagram ..................................................................................................... 313
Port 1 Block Diagram ..................................................................................................... 314
Port 3 Block Diagram ..................................................................................................... 317
Port 4 Block Diagram ..................................................................................................... 318
Port 5 Block Diagram ..................................................................................................... 319
Port 6 Block Diagram ..................................................................................................... 320
Port 7 Block Diagram ..................................................................................................... 321
Port 8 Block Diagram ..................................................................................................... 322
Port 9 Block Diagram ..................................................................................................... 323
Port A Block Diagram .................................................................................................... 329
Appendix D Port States in Each Processing State .................................................... 330
Appendix E List of Mask Options ................................................................................. 332
Appendix F Rise Time/Fall Time of High-Voltage Pins ......................................... 333
Appendix G External Dimensions ................................................................................. 334
Rev. 3.00, 12/94, page xiv of xiv
Section 1 Overview
1.1 Overview
The H8/300L Series is a single-chip microcomputer (MCU: microcomputer unit), built around the
high-speed H8/300L CPU and equipped with peripheral system functions on chip.
The H8/3724 and H8/3754 Series are single-chip microcomputers in the H8/300L Series equipped
with high-voltage pins. Their on-chip peripheral functions include a vacuum fluorescent display
(VFD) controller/driver, timers, a 14-bit PWM (pulse width modulator), two serial communication
interface channels, and an analog-to-digital converter. Together these functions make this chip
ideally suited to use as a microcontroller in embedded systems requiring a VFD display.
The H8/3724 and H8/3754 Series come in the following memory configurations for various
system scale needs.
H8/3723:
H8/3724:
H8/3725:
H8/3726:
H8/3753:
H8/3754:
24-kbyte ROM, 384-byte RAM
32-kbyte ROM, 512-byte RAM
40-kbyte ROM, 640-byte RAM
48-kbyte ROM, 1,024-byte RAM
24-kbyte ROM, 1,024-byte RAM
32-kbyte ROM, 1,024-byte RAM
In addition to masked ROM versions available for the H8/3724 Series, H8/3724 and H8/3726 are
also available in ZTAT™ versions which allow the user to freely program the on-chip PROM.
Table 1-1 summarizes the main features of the H8/3724 and H8/3754 Series.
Note: * ZTAT (zero turn around time) is a trademark of Hitachi, Ltd.
Rev. 3.00, 12/94, page 1 of 334
Table 1-1 Features
Item
Specification
CPU
Configured of general registers
• General registers: Sixteen 8-bit registers (can be used as eight 16-bit
registers)
Operating speed
• Max. operating speed: 4.19 MHz
• Add/subtract: 0.5 µs (operating at φ = 4 MHz)
• Multiply/divide: 3.5 µs (operating at φ = 4 MHz)
• Can run on 32 kHz subclock
Instruction set compatible with H8/300 CPU
• Instruction length of 2 bytes or 4 bytes
• Basic arithmetic operations between registers
• MOV instruction for data transfer between memory and registers
Typical instructions
• Multiply (8 bits × 8 bits)
• Divide (16 bits ÷ 8 bits)
• Bit accumulator
• Register-indirect designation of bit position
Memory
H8/3723: 24-kbyte ROM, 384-byte RAM
H8/3724: 32-kbyte ROM, 512-byte RAM
H8/3724ZTAT: 32-kbyte EPROM, 512-byte RAM
H8/3725: 40-kbyte ROM, 640-byte RAM
H8/3726: 48-kbyte ROM, 1,024-byte RAM
H8/3726ZTAT: 48-kbyte EPROM, 1,024-byte RAM
H8/3753: 24-kbyte ROM, 1,024-byte RAM
H8/3754: 32-kbyte ROM, 1,024-byte RAM
Timers
• Timer A: 8-bit interval timer
Timer A can be used as a count-up timer based on any of eight internal
clock signals divided from the system clock (φ)* or four clock signals
divided from the subclock (φSUB)
• Timer B: 8-bit reload timer
Timer B can be used as a count-up timer based on any of seven internal
clock signals or event input from pin P10/IRQ0
Rev. 3.00, 12/94, page 2 of 334
Table 1-1 Features (cont)
Item
Timers
Specification
• Timer C: 8-bit reload timer
Timer C can be used as a count-up/count-down timer based on any of
seven internal clock signals or event input from pin P11/IRQ1
• Timer D: 8-bit event counter
Timer D is for counting up input from pin P16/EVENT
• Timer E: 8-bit reload timer
Timer E can be used as a count-up timer based on any of eight internal
clock signals. Depending on the setting of pin P15/IRQ5/TMOE, either a
fixed frequency output or a duty 50% waveform output indicating timer E
overflow is possible
Note: * φ indicates a clock frequency that is divided in half from the original
oscillator frequency
14-bit PWM
• Pulse-division PWM designed for less ripple
• Can be used as a 14-bit D/A converter by connecting to an external lowpass filter
VFD
controller/driver
• Up to 28 segment pins and up to 16 digit pins (of which 8 are for both
uses)
• Brightness adjustable in 8 steps (dimmer function)
• Digit and segment pins can be switched to use as high-voltage I/O pins
• Key scan interval can be enabled or disabled
• Interrupt can be raised when key scan interval starts
Serial communication interface
• 2-channel clock-synchronous SCI1 and SCI2
• Choice of 8-bit or 16-bit transfer data (SCI1)
• Automatic transfer of 32-byte data (SCI2)
• Overrun error detection possible
• Interrupt can be raised when transfer is complete
A/D converter
• Successive approximation using a resistance ladder
• Resolution: 8 bits
• 8-channel analog input port
• Conversion time: 31/φ per channel or 62/φ
• Interrupt can be raised upon completion of A/D conversion
Rev. 3.00, 12/94, page 3 of 334
Table 1-1 Features (cont)
Item
Specification
I/O ports
• High-voltage I/O pins: 36
• High-voltage input pin: 1
• Standard-voltage I/O pins: 24
• Standard-voltage input pins: 9
Interrupts
• Six external interrupt pins: IRQ5 to IRQ0
• Ten internal interrupt sources
Low-power operation
modes
• Sleep mode
• Standby mode
• Watch mode
• Subactive mode
Product lineup
Other
Product Code
Mask ROM Version
ZTAT Version
Package
ROM/RAM Size
HD6433723H
—
80-pin QFP
(FP-80A)
ROM: 24 kbytes
RAM: 384 bytes
HD6433723F
—
80-pin QFP
(FP-80B)
HD6433724H
HD6473724H
80-pin QFP
(FP-80A)
HD6433724F
HD6473724F
80-pin QFP
(FP-80B)
HD6433725H
—
80-pin QFP
(FP-80A)
HD6433725F
—
80-pin QFP
(FP-80B)
HD6433726H
HD6473726H
80-pin QFP
(FP-80A)
HD6433726F
HD6473726F
80-pin QFP
(FP-80B)
HD6433753H
—
80-pin QFP
(FP-80A)
HD6433753F
—
80-pin QFP
(FP-80B)
HD6433754H
—
80-pin QFP
(FP-80A)
HD6433754F
—
80-pin QFP
(FP-80B)
ROM: 32 kbytes
RAM: 512 bytes
ROM: 40 kbytes
RAM: 640 bytes
ROM: 48 kbytes
RAM: 1,024 bytes
ROM: 24 kbytes
RAM: 1,024 bytes
ROM: 32 kbytes
RAM: 1,024 bytes
• Built-in pulse generators for system clock and subclock
• Timer A can run on the subclock for use as a time base
Rev. 3.00, 12/94, page 4 of 334
1.2 Internal Block Diagram
VSS
VCC
TEST
RES
Port 1
Port 6
P60 /FD 0 /FS 7
P61 /FD 1 /FS 6
P62 /FD 2 /FS 5
P63 /FD 3 /FS 4
P64 /FD 4 /FS 3
P65 /FD 5 /FS 2
P66 /FD 6 /FS 1
P67 /FD 7 /FS 0
Port 7
Port 9
P10 /IRQ 0
P11 /IRQ 1
P12 /IRQ 2
P13 /IRQ 3
P14 /IRQ 4
P15 /IRQ 5 /TMOE
P16 /EVENT
P17 /Vdisp
P70 /FD 8
P71 /FD 9
P72 /FD 10
P73 /FD 11
P74 /FD 12
P75 /FD 13
P76 /FD 14
P77 /FD 15
Port 8
OSC1
OSC2
H8/300L
P80
P81
P82
P83
P84
P85
P86
P87
RAM
Timer B
Timer C
SCI1
Timer D
Address bus
Port 5
Data bus (upper)
Timer A
Mask ROM (PROM)
SCI2
Timer E
VFD
controller/driver
14-bit PWM
A/D converter
Port 0
AV CC
AV SS
Port A
P00 /AN 0
P01 /AN 1
P02 /AN 2
P03 /AN 3
P04 /AN 4
P05 /AN 5
P06 /AN 6
P07 /AN 7
P3 0 /FS24
P3 1 /FS25
P3 2 /FS26
P3 3 /FS27
CPU
Data bus (lower)
PA 0
PA 1
P4 0 /FS16
P4 1 /FS17
P4 2 /FS18
P4 3 /FS19
P4 4 /FS20
P4 5 /FS21
P4 6 /FS22
P4 7 /FS23
System
clock pulse
generator
Port 4
P5 0 /FS15
P5 1 /FS14
P5 2 /FS13
P5 3 /FS12
P5 4 /FS11
P5 5 /FS10
P56 /FS 9
P57 /FS 8
Subclock
pulse
generator
Port 3
P90 /PWM
P91 /SCK1
P9 2 /SI1
P9 3 /SO1
P94 /SCK2
P9 5 /SI 2 /CS
P9 6 /SO2
P97 /UD
X1
X2
Figure 1-1 is an internal block diagram of the H8/3724 and H8/3754 Series.
Figure 1-1 Internal Block Diagram
Rev. 3.00, 12/94, page 5 of 334
1.3 Pin Arrangement and Functions
1.3.1 Pin Arrangement
P0 5 /AN 5
P0 4 /AN 4
P0 3 /AN 3
P0 2 /AN 2
P0 1 /AN 1
P0 0 /AN 0
AVCC
PA 1
PA 0
P9 7 /UD
P9 6 /SO 2
P9 5 /SI2 /CS
P9 4 /SCK 2
P9 3 /SO 1
P9 2 /SI1
P9 1 /SCK 1
P9 0 /PWM
P8 7
P8 6
P8 5
The pin arrangements for the H8/3724 and H8/3754 Series are shown in figure 1-2 (FP-80A) and
figure 1-3 (FP-80B).
1
80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61
60
2
59
3
58
4
57
5
56
6
55
7
54
8
53
9
52
10
51
11
50
12
49
13
48
14
47
15
46
16
45
17
44
18
43
19
42
20
41
21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
P3 0 /FS 24
P4 7 /FS 23
P4 6 /FS 22
P4 5 /FS 21
P4 4 /FS 20
P4 3 /FS 19
P4 2 /FS 18
P4 1 /FS 17
P4 0 /FS 16
P5 0 /FS 15
P5 1 /FS 14
P5 2 /FS 13
P5 3 /FS 12
P5 4 /FS 11
P5 5 /FS 10
P56 /FS9
P57 /FS8
P17 /Vdisp
P6 0 /FD0 /FS7
P6 1 /FD1 /FS6
P0 6 /AN 6
P0 7 /AN 7
AVSS
TEST
X2
X1
VSS
OSC 1
OSC 2
RES
P10 /IRQ 0
P11 /IRQ 1
P12 /IRQ 2
P13 /IRQ 3
P14 /IRQ 4
P15 /IRQ 5 /TMOE
P16 /EVENT
P3 3 /FS 27
P3 2 /FS 26
P3 1 /FS 25
Figure 1-2 Pin Arrangement (FP-80A: Top view)
Rev. 3.00, 12/94, page 6 of 334
P8 4
P8 3
P8 2
P8 1
P8 0
VCC
P77 /FD15
P76 /FD14
P75 /FD13
P74 /FD12
P73 /FD11
P72 /FD10
P71 /FD9
P70 /FD8
P6 7 /FD7 /FS 0
P6 6 /FD6 /FS 1
P6 5 /FD5 /FS 2
P6 4 /FD4 /FS 3
P6 3 /FD3 /FS 4
P6 2 /FD2 /FS 5
P0 3 /AN 3
P0 2 /AN 2
P0 1 /AN 1
P0 0 /AN 0
AVCC
PA 1
PA 0
P9 7 /UD
P9 6 /SO 2
P9 5 /SI2 /CS
P9 4 /SCK 2
P9 3 /SO 1
P9 2 /SI1
P9 1 /SCK 1
P9 0 /PWM
P8 7
80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65
1
64
2
63
3
62
4
61
5
60
6
59
7
58
8
57
9
56
10
55
11
54
12
53
13
52
14
51
15
50
16
49
17
48
18
47
19
46
20
45
21
44
22
43
23
42
41
24
P8 6
P8 5
P8 4
P8 3
P8 2
P8 1
P8 0
VCC
P77 /FD15
P76 /FD14
P75 /FD13
P74 /FD12
P73 /FD11
P72 /FD10
P71 /FD9
P70 /FD8
P67 /FD7 /FS 0
P66 /FD6 /FS 1
P65 /FD5 /FS 2
P64 /FD4 /FS 3
P63 /FD3 /FS 4
P62 /FD2 /FS 5
P61 /FD1 /FS 6
P60 /FD0 /FS 7
25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
P4 6 /FS 22
P4 5 /FS 21
P4 4 /FS 20
P4 3 /FS 19
P4 2 /FS 18
P4 1 /FS 17
P4 0 /FS 16
P5 0 /FS 15
P5 1 /FS 14
P5 2 /FS 13
P5 3 /FS 12
P5 4 /FS 11
P5 5 /FS 10
P5 6 /FS9
P5 7 /FS8
P17 /Vdisp
P04 /AN 4
P05 /AN 5
P06 /AN 6
P07 /AN 7
AV SS
TEST
X2
X1
V SS
OSC 1
OSC 2
RES
P10 /IRQ 0
P11 /IRQ 1
P12 /IRQ 2
P13 /IRQ 3
P14 /IRQ 4
P15 /IRQ 5 /TMOE
P16 /EVENT
P3 3 /FS 27
P3 2 /FS 26
P3 1 /FS 25
P3 0 /FS 24
P4 7 /FS 23
Figure 1-3 Pin Arrangement (FP-80B: Top view)
Rev. 3.00, 12/94, page 7 of 334
1.3.2 Pin Functions
1.
List of pin functions
Table 1-2 lists the pin functions of the LSI.
Table 1-2 List of Pin Functions
Pin No.
PROM Mode
FP-80A
FP-80B
Name and Function
H8/3724 H8/3726
79
1
P04/AN4 (standard input port/analog input channel)
NC
NC
80
2
P05/AN5 (standard input port/analog input channel)
NC
NC
1
3
P06/AN6 (standard input port/analog input channel)
NC
NC
2
4
P07/AN7 (standard input port/analog input channel)
NC
NC
3
5
AVSS (reference voltage for A/D converter)
VSS
VSS
4
6
TEST (test pin)
VCC
VCC
5
7
X2 (subclock oscillator connection)
NC
NC
6
8
X1 (subclock oscillator connection)
VCC
VCC
7
9
VSS (ground)
VSS
VSS
8
10
OSC1 (system clock oscillator connection)
VCC
VCC
9
11
OSC2 (system clock oscillator connection)
NC
NC
10
12
RES (reset input)
VPP
VPP
11
13
P10/IRQ0 (standard I/O port/external interrupt or
timer B event input)
NC
NC
12
14
P11/IRQ1 (standard I/O port/external interrupt or
timer C event input)
NC
NC
13
15
P12/IRQ2 (standard I/O port/external interrupt)
NC
NC
14
16
P13/IRQ3 (standard I/O port/external interrupt)
NC
NC
15
17
P14/IRQ4 (standard I/O port/external interrupt)
NC
NC
16
18
P15/IRQ5/TMOE (standard I/O port/external
interrupt/warning tone output)
NC
NC
17
19
P16/EVENT (standard input port/timer D event input)
EA9
EA9
18
20
P33/FS27 (high-voltage I/O port/VFD segment output)
NC
NC
19
21
P32/FS26 (high-voltage I/O port/VFD segment output)
NC
NC
20
22
P31/FS25 (high-voltage I/O port/VFD segment output)
NC
NC
21
23
P30/FS24 (high-voltage I/O port/VFD segment output)
NC
NC
22
24
P47/FS23 (high-voltage I/O port/VFD segment output)
VSS
EA16
Rev. 3.00, 12/94, page 8 of 334
Table 1-2 List of Pin Functions (cont)
Pin No.
PROM Mode
FP-80A
FP-80B
Name and Function
H8/3724 H8/3726
23
25
P46/FS22 (high-voltage I/O port/VFD segment output)
VSS
EA15
24
26
P45/FS21 (high-voltage I/O port/VFD segment output)
VCC
PGM
25
27
P44/FS20 (high-voltage I/O port/VFD segment output)
NC
NC
26
28
P43/FS19 (high-voltage I/O port/VFD segment output)
VCC
VCC
27
29
P42/FS18 (high-voltage I/O port/VFD segment output)
VCC
VCC
28
30
P41/FS17 (high-voltage I/O port/VFD segment output)
VSS
VSS
29
31
P40/FS16 (high-voltage I/O port/VFD segment output)
VSS
VSS
30
32
P50/FS15 (high-voltage I/O port/VFD segment output)
EA0
EA0
31
33
P51/FS14 (high-voltage I/O port/VFD segment output)
EA1
EA1
32
34
P52/FS13 (high-voltage I/O port/VFD segment output)
EA2
EA2
33
35
P53/FS12 (high-voltage I/O port/VFD segment output)
EA3
EA3
34
36
P54/FS11 (high-voltage I/O port/VFD segment output)
EA4
EA4
35
37
P55/FS10 (high-voltage I/O port/VFD segment output)
EA5
EA5
36
38
P56/FS9 (high-voltage I/O port/VFD segment output)
EA6
EA6
37
39
P57/FS8 (high-voltage I/O port/VFD segment output)
EA7
EA7
38
40
P17/Vdisp (high-voltage input port/VFD power source)
VCC
VCC
39
41
P60/FD0/FS7 (high-voltage I/O port/VFD digit-segment
output)
NC
NC
40
42
P61/FD1/FS6 (high-voltage I/O port/VFD digit-segment
output)
NC
NC
41
43
P62/FD2/FS5 (high-voltage I/O port/VFD digit-segment
output)
NC
NC
42
44
P63/FD3/FS4 (high-voltage I/O port/VFD digit-segment
output)
NC
NC
43
45
P64/FD4/FS3 (high-voltage I/O port/VFD digit-segment
output)
NC
NC
44
46
P65/FD5/FS2 (high-voltage I/O port/VFD digit-segment
output)
NC
NC
45
47
P66/FD6/FS1 (high-voltage I/O port/VFD digit-segment
output)
NC
NC
46
48
P67/FD7/FS0 (high-voltage I/O port/VFD digit-segment
output)
NC
NC
47
49
P70/FD8 (high-voltage I/O port/VFD digit output)
EA8
EA8
Rev. 3.00, 12/94, page 9 of 334
Table 1-2 List of Pin Functions (cont)
Pin No.
PROM Mode
FP-80A
FP-80B
Name and Function
H8/3724
H8/3726
48
50
P71/FD9 (high-voltage I/O port/VFD digit output)
OE
OE
49
51
P72/FD10 (high-voltage I/O port/VFD digit output)
EA10
EA10
50
52
P73/FD11 (high-voltage I/O port/VFD digit output)
EA11
EA11
51
53
P74/FD12 (high-voltage I/O port/VFD digit output)
EA12
EA12
52
54
P75/FD13 (high-voltage I/O port/VFD digit output)
EA13
EA13
53
55
P76/FD14 (high-voltage I/O port/VFD digit output)
EA14
EA14
54
56
P77/FD15 (high-voltage I/O port/VFD digit output)
CE
CE
55
57
VCC (system power source)
VCC
VCC
56
58
P80 (standard I/O port)
NC
NC
57
59
P81 (standard I/O port)
NC
NC
58
60
P82 (standard I/O port)
NC
NC
59
61
P83 (standard I/O port)
NC
NC
60
62
P84 (standard I/O port)
NC
NC
61
63
P85 (standard I/O port)
NC
NC
62
64
P86 (standard I/O port)
NC
NC
63
65
P87 (standard I/O port)
NC
NC
64
66
P90/PWM (standard I/O port/PWM output)
EO0
EO0
65
67
P91/SCK1 (standard I/O port/clock output)
EO1
EO1
66
68
P92/SI1 (standard I/O port/data input)
EO2
EO2
67
69
P93/SO1 (standard I/O port/data output)
EO3
EO3
68
70
P94/SCK2 (standard I/O port/clock I/O)
EO4
EO4
69
71
P95/SI2/CS (standard I/O port/data input/chip
select output)
EO5
EO5
70
72
P96/SO2 (standard I/O port/data output)
EO6
EO6
71
73
P97/UD (standard I/O port/Timer C up-down control)
EO7
EO7
72
74
PA0 (standard I/O port)
NC
NC
73
75
PA1 (standard I/O port)
NC
NC
74
76
AVCC (reference power source for A/D converter)
NC
NC
75
77
PO0/AN0 (standard input port/analog input channel)
NC
NC
76
78
PO1/AN1 (standard input port/analog input channel)
NC
NC
Rev. 3.00, 12/94, page 10 of 334
Table 1-2 List of Pin Functions (cont)
Pin No.
PROM Mode
FP-80A
FP-80B
Name and Function
H8/3724
H8/3726
77
79
PO2/AN2 (standard input port/analog input channel)
NC
NC
78
80
PO3/AN3 (standard input port/analog input channel)
NC
NC
Notes: 1. NC pins should be left unconnected.
2. Details on PROM mode are given in 4.2, PROM Mode.
2.
Pin functions
Table 1-3 explains the functions of each pin in more detail.
Table 1-3 Pin Functions
Pin No.
Type
Symbol FP-80A FP-80B
Power
source pins
VCC
55
57
I/O
Name and Functions
Input
Power source: Connects to a power
source (+5 V)
All VCC pins should be connected to the
system power source (+5 V).
VSS
7
9
Input
Ground: Connects to a power source
(0 V).
All VSS pins should be connected to the
system power source (0 V).
Clock pins
AVCC
74
76
Input
Analog power source: This is the
reference power supply pin for the A/D
converter. When the A/D converter is not
used, connect this pin to the system
power source (+5 V).
AVSS
3
5
Input
Analog ground: This is the A/D
converter ground pin.
It should be connected to the system
power source (0 V).
Vdisp
38
40
Input
VFD power source: This pin should be
connected to a VFD driver power source.
OSC1
8
10
Input
This pin connects to a crystal or ceramic
oscillator, or can be used to input an
external clock.
See section 6, Clock Pulse Generators,
for details on connection to a crystal or
ceramic oscillator and on external clock
input.
Rev. 3.00, 12/94, page 11 of 334
Table 1-3 Pin Functions (cont)
Pin No.
Type
Symbol FP-80A FP-80B
I/O
Name and Functions
Clock pins
OSC2
9
11
Output This pin connects to a crystal or ceramic
oscillator.
X1
6
8
Input
This pin connects to a 32.768 kHz crystal
oscillator.
For a typical connection diagram,
see section 6, Clock Pulse Generators.
System control
Interrupt pins
X2
5
7
Output This pin connects to a 32.768 kHz crystal
oscillator.
RES
10
12
Input
Reset: When this pin goes to low level,
the CPU changes to reset state.
TEST
4
6
Input
Test: This pin is not for use in
application systems. It should be
connected to a VSS potential.
IRQ0
11
13
Input
External interrupt request 0: This is an
input pin for external interrupts for which
there is a choice between rising and
falling edge sensing. It can be used to
cancel low-power mode.
This pin can be used as the event input
pin for Timer B. A noise cancel function
is also provided.
IRQ1
12
14
Input
External interrupt request 1: This is an
input pin for external interrupts for which
there is a choice between rising and
falling edge sensing. It can be used to
cancel low-power mode.
This pin can be used as the event input
pin for Timer C.
IRQ2
13
15
Input
External interrupt request 2: This is an
input pin for external interrupts that are
detected at the falling edge.
IRQ3
14
16
Input
External interrupt request 3: This is an
input pin for external interrupts that are
detected at the falling edge.
Rev. 3.00, 12/94, page 12 of 334
Table 1-3 Pin Functions (cont)
Pin No.
Type
Symbol FP-80A FP-80B
Interrupt pins
IRQ4
15
IRQ5
Timer pins
I/O
Name and Functions
17
Input
External interrupt request 4: This is an
input pin for external interrupts for which
there is a choice between rising and
falling edge sensing.
16
18
Input
External interrupt request 5: This is an
input pin for external interrupts that are
detected at the falling edge.
IRQ0
11
13
Input
Timer B event counter input: This is
an event input pin for input to the Timer B
counter.
IRQ1
12
14
Input
Timer C event counter input: This is
an event input pin for input to the Timer C
counter.
UD
71
73
Input
Timer C up/down select: This pin
selects whether the Timer C counter is
used for count-up or count-down. At high
level it selects an up-counter, and at low
level a down-counter.
Input to this pin is valid only when bit
TMC6 in timer mode register C (TMC) is
set to 1.
14-bit PWM pin
EVENT
17
19
Input
Timer D event counter input: This is
an event input pin for input to the Timer D
counter.
TMOE
16
18
Output Timer E output: This is an output pin for
waveforms generated by the Timer E
output circuit.
PWM
64
66
Output 14-bit PWM output: This is an output
pin for waveforms generated by the
14-bit PWM.
Rev. 3.00, 12/94, page 13 of 334
Table 1-3 Pin Functions (cont)
Pin No.
Type
Symbol FP-80A FP-80B I/O
Name and Functions
Serial
communication
interface (SCI)
pins
SO1
SO2
67
70
69
72
Output Serial send data output (channels 1
and 2): These are SCI data output pins.
SI1
SI2
66
69
68
71
Input
Serial receive data input (channels 1
and 2): These are SCI data input pins.
SCK1
SCK2
65
68
67
70
I/O
Serial clock I/O (channels 1 and 2):
These are SCI clock I/O pins.
CS
69
71
Output Chip select output: When SCI2 is in
send mode and the transfer clock is an
internal clock, this pin goes to low level.
This function is valid when bit SI2 in port
mode register 2 (PMR2) is 1 and the CS
bit in PMR3 is 1.
I/O ports
P07 to
P00
2, 1,
4 to 1,
Input
80 to 75 80 to 77
Port 0: This is an 8-bit input port.
P17
38
40
Input
Port 1 (bit 7): This is a 1-bit highvoltage input pin.
P16
17
19
Input
Port 1 (bit 6): This is a 1-bit input pin.
P15 to
P10
16 to 11 18 to 13 I/O
Port 1: This is a 6-bit I/O pin. Input or
output can be designated for each bit by
means of port control register 1 (PCR1).
P33 to
P30
18 to 21 20 to 23 I/O
Port 3: This is a 4-bit high-voltage I/O
port.
P47 to
P40
22 to 29 24 to 31 I/O
Port 4: This is an 8-bit high-voltage I/O
port.
P57 to
P50
37 to 30 39 to 32 I/O
Port 5: This is an 8-bit high-voltage I/O
port.
P67 to
P60
46 to 39 48 to 41 I/O
Port 6: This is an 8-bit high-voltage I/O
port.
P77 to
P70
54 to 47 56 to 49 I/O
Port 7: This is an 8-bit high-voltage I/O
port.
P87 to
P80
63 to 56 65 to 58 I/O
Port 8: This is an 8-bit I/O port. Input or
output can be designated for each bit by
means of PCR8.
Rev. 3.00, 12/94, page 14 of 334
Table 1-3 Pin Functions (cont)
Pin No.
Type
Symbol FP-80A FP-80B
I/O ports
P97 to
P90
I/O
71 to 64 73 to 66 I/O
PA1, PA0 73, 72
75, 74
I/O
Name and Functions
Port 9: This is an 8-bit I/O port. Input or
output can be designated for each bit by
means of PCR9.
Port A: This is a 2-bit I/O port. Input or
output can be designated for each bit by
means of PCRA.
A/D converter
AN7 to
AN0
2, 1,
4 to 1,
Input
80 to 75 80 to 77
VFD controller
FD15 to
FD0
54 to 39 56 to 41 Output VFD digit output: These are digit output
pins from the VFD driver/controller.
FS27 to
FS8
18 to 37 20 to 39 I/O
39 to 46 41 to 48
FS7 to
FS0
Analog input channels 7 to 0: These
are analog data input channels to the
A/D converter.
VFD segment output: These are
segment output pins from the VFD
driver/controller. When a key scan
interval is set during display operations,
these pins can be manipulated by the
CPU during this interval as a general I/O
port.
Rev. 3.00, 12/94, page 15 of 334
Rev. 3.00, 12/94, page 16 of 334
Section 2 CPU
2.1 Overview
The H8/300L CPU has sixteen 8-bit general registers, which can also be paired as eight 16-bit
registers. Its concise, optimized instruction set is designed for high-speed operation.
2.1.1 Features
The main features of the H8/300L CPU are listed below.
•
Two-way register configuration
— Sixteen 8-bit general registers, or
— Eight 16-bit general registers
•
Instruction set with 55 basic instructions, including:
— Multiply and divide instructions
— Powerful bit-manipulation instructions
•
Eight addressing modes
— Register direct
— Register indirect
— Register indirect with displacement
— Register indirect with post-increment or pre-decrement
— Absolute address
— Immediate
— Program-counter relative
— Memory indirect
Rn
@Rn
@(d:16, Rn)
@Rn+ or @–Rn
@aa:8 or @aa:16
#xx:8 or #xx:16
@(d:8, PC)
@@aa:8
•
•
64-kbyte address space
High-speed operation
— All frequently used instructions are executed in two to four states
— High-speed arithmetic and logic operations
— 8- or 16-bit register-register add or subtract: 0.5 µs*
— 8 × 8-bit multiply:
3.5 µs*
— 16 ÷ 8-bit divide:
3.5 µs*
•
Low-power operation modes
— SLEEP instruction for transfer to low-power operation
Note: * These values are at φ = 4 MHz.
Rev. 3.00, 12/94, page 17 of 334
2.1.2 Address Space
The H8/300L CPU supports an address space of up to 64 kbytes for storing program code and
data.
The memory map of each H8/3724 and H8/3754 version varies with the ROM size. Figure 2-1
gives the memory maps for the H8/3724 and H8/3754 Series.
H'0000
H'0000
Interrupt vector
(44 bytes)
H'002B
Interrupt vector
(44 bytes)
H'002B
24,576
bytes
On-chip ROM
(24,532 bytes)
On-chip ROM
(32,212 bytes)
32,256
bytes
H'5FFF
H'7DFF
H'FD80
H'FE00
On-chip RAM
(192 bytes)
H'FEC0
Used also for VFD
display RAM (64 bytes)
H'FF00
On-chip RAM
(128 bytes)
H'FF7F
H'FF80
H'FF9F
H'FFA0
H'FFA3
H'FFA4
H'FFAF
H'FFB0
32-byte data buffer
Internal I/O register
(4 bytes)
Reserved
384
bytes
H'FEC0
Used also for VFD
display RAM (64 bytes)
H'FF00
On-chip RAM
(128 bytes)
H'FF7F
H'FF80
H'FF9F
H'FFA0
H'FFA3
H'FFA4
H'FFAF
H'FFB0
Internal I/O register
(80 bytes)
H'FFFF
On-chip RAM
(320 bytes)
32-byte data buffer
Internal I/O register
(4 bytes)
Reserved
Internal I/O register
(80 bytes)
H'FFFF
H8/3723
H8/3724
Figure 2-1 Memory Map (1)
Rev. 3.00, 12/94, page 18 of 334
512
bytes
H'0000
H'0000
Interrupt vector
(44 bytes)
On-chip ROM
(40,916 bytes)
Interrupt vector
(44 bytes)
40,960
bytes
On-chip ROM
(49,108 bytes)
49,152
bytes
H'9FFF
H'BFFF
H'FB80
H'FD00
On-chip RAM
(832 bytes)
On-chip RAM
(448 bytes)
H'FEC0
H'FF00
H'FF7F
H'FF80
H'FF9F
H'FFA0
H'FFA3
H'FFA4
H'FFAF
H'FFB0
Used also for VFD
display RAM (64 bytes)
On-chip RAM
(128 bytes)
32-byte data buffer
Internal I/O register
(4 bytes)
Reserved
640
bytes
H'FEC0
H'FF00
H'FF7F
H'FF80
H'FF9F
H'FFA0
H'FFA3
H'FFA4
H'FFAF
H'FFB0
1,024
bytes
On-chip RAM
(128 bytes)
32-byte data buffer
Internal I/O register
(4 bytes)
Reserved
Internal I/O register
(80 bytes)
Internal I/O register
(80 bytes)
H'FFFF
Used also for VFD
display RAM (64 bytes)
H'FFFF
H8/3725
H8/3726
Figure 2-1 Memory Map (2)
Rev. 3.00, 12/94, page 19 of 334
H'0000
H'0000
Interrupt vector
(44 bytes)
Interrupt vector
(44 bytes)
24,576
bytes
On-chip ROM
(24,532 bytes)
On-chip ROM
(32,724 bytes)
32,768
bytes
H'5FFF
H'7FFF
H'FB80
H'FB80
On-chip RAM
(832 bytes)
H'FEC0
H'FF00
H'FF7F
H'FF80
H'FF9F
H'FFA0
H'FFA3
H'FFA4
H'FFAF
H'FFB0
On-chip RAM
(832 bytes)
Used also for VFD
display RAM (64 bytes)
On-chip RAM
(128 bytes)
32-byte data buffer
Internal I/O register
(4 bytes)
Reserved
1,024
bytes
H'FEC0
H'FF00
H'FF7F
H'FF80
H'FF9F
H'FFA0
H'FFA3
H'FFA4
H'FFAF
H'FFB0
Internal I/O register
(80 bytes)
H'FFFF
Used also for VFD
display RAM (64 bytes)
On-chip RAM
(128 bytes)
32-byte data buffer
Internal I/O register
(4 bytes)
Reserved
Internal I/O register
(80 bytes)
H'FFFF
H8/3753
H8/3754
Figure 2-1 Memory Map (3)
Rev. 3.00, 12/94, page 20 of 334
1,024
bytes
2.1.3 Register Configuration
Figure 2-2 shows the register structure of the H8/300L CPU. There are two groups of registers: the
general registers and control registers.
General registers (Rn)
7
0 7
0
R0H
R0L
R1H
R1L
R2H
R2L
R3H
R3L
R4H
R4L
R5H
R5L
R6H
R6L
R7H
(SP)
SP: Stack pointer
R7L
Control registers
15
0
PC
PC: Program counter
7 6 5 4 3 2 1 0
CCR I U H U N Z V C
CCR: Condition code register
Carry flag
Overflow flag
Zero flag
Negative flag
Half-carry flag
Interrupt mask bit
User bit
User bit
Figure 2-2 CPU Registers
Rev. 3.00, 12/94, page 21 of 334
2.2 Register Descriptions
2.2.1 General Registers
All the general registers can be used as both data registers and address registers.
When used as data registers, they can be accessed as 16-bit registers (R0 to R7), or the high bytes
(R0H to R7H) and low bytes (R0L to R7L) can be accessed separately as 8-bit registers.
When used as address registers, the general registers are accessed as 16-bit registers (R0 to R7).
R7 also functions as the stack pointer, used implicitly by hardware in exception processing and
subroutine calls. In assembly-language coding, R7 can also be denoted by the symbol SP. As
indicated in figure 2-3, SP (R7) points to the top of the stack.
Lower address side [H'0000]
Unused area
SP (R7)
Stack area
Upper address side [H'FFFF]
Figure 2-3 Stack Pointer
2.2.2 Control Registers
The CPU control registers include a 16-bit program counter (PC) and an 8-bit condition code
register (CCR).
1.
Program Counter (PC): This 16-bit register indicates the address of the next instruction the
CPU will execute. All instructions are fetched 16 bits (1 word) at a time, so the least
significant bit of the PC is ignored (always regarded as 0).
2.
Condition Code Register (CCR): This 8-bit register contains internal status information,
including the interrupt mask bit (I) and half-carry (H), negative (N), zero (Z), overflow (V),
and carry (C) flags.
Rev. 3.00, 12/94, page 22 of 334
Bit 7—Interrupt Mask Bit (I): When this bit is set to 1, interrupts are masked. This bit is set to 1
automatically at the start of exception handling. The interrupt mask bit may be read and written
by software. For further details, see 3.2.2, Interrupts.
Bit 6—User Bit (U): Can be written and read by software for its own purposes (using the LDC,
STC, ANDC, ORC, and XORC instructions).
Bit 5—Half-Carry Flag (H): When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B, or NEG.B
instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and is cleared to 0
otherwise.
The H flag is used implicitly by the DAA and DAS instructions.
When the ADD.W, SUB.W, or CMP.W instruction is executed, the H flag is set to 1 if there is a
carry or borrow at bit 11, and is cleared to 0 otherwise.
Bit 4—User Bit (U): Can be written and read by software for its own purposes (using the LDC,
STC, ANDC, ORC, and XORC instructions).
Bit 3—Negative Flag (N): Indicates the most significant bit (sign bit) of the result of an
instruction.
Bit 2—Zero Flag (Z): Set to 1 to indicate a zero result, and cleared to 0 to indicate a non-zero
result.
Bit 1—Overflow Flag (V): Set to 1 when an arithmetic overflow occurs, and cleared to 0 at other
times.
Bit 0—Carry Flag (C): Set to 1 when a carry occurs, and cleared to 0 otherwise. Used by:
•
•
•
Add instructions, to indicate a carry
Subtract instructions, to indicate a borrow
Shift and rotate instructions, to store the value shifted out of the end bit
The carry flag is also used as a bit accumulator by bit manipulation instructions.
Some instructions leave some or all of the flag bits unchanged. The LDC, STC, ANDC, ORC, and
XORC instructions enable the CPU to load and store the CCR, and to set or clear selected bits by
logic operations. The N, Z, V, and C flags are used as branching conditions for conditional
branching (Bcc) instructions.
Refer to the H8/300L Series Programming Manual for the action of each instruction on the flag
bits.
Rev. 3.00, 12/94, page 23 of 334
2.2.3 Initial Register Values
When the CPU is reset, the program counter (PC) is loaded from the vector table and the I bit in
the CCR is set to 1. The other CCR bits and the general registers are not initialized. In particular,
the stack pointer (R7) is not initialized. To prevent program crashes the stack pointer should be
initialized by software, by the first instruction executed after a reset.
2.3 Data Formats
The H8/300L CPU can process 1-bit data, 4-bit (BCD) data, 8-bit (byte) data, and 16-bit (word)
data.
•
Bit manipulation instructions operate on 1-bit data specified as bit n in a byte operand
(n = 0, 1, 2, ..., 7).
•
All arithmetic instructions except ADDS and SUBS can operate on byte data.
•
The MOV.W, ADD.W, SUB.W, CMP.W, ADDS, SUBS, MULXU (8 bits × 8 bits), and
DIVXU (16 bits ÷ 8 bits) instructions operate on word data.
•
The DAA and DAS instructions perform decimal arithmetic adjustments on byte data in
packed BCD form. Each nibble of the byte is treated as a decimal digit.
Rev. 3.00, 12/94, page 24 of 334
2.3.1 Data Formats in General Registers
Data of all the sizes above can be stored in general registers as shown in figure 2-4.
Data Type
Register No.
Data Format
7
1-bit data
RnH
7
0
6
5
4
3
2
1
0
Don’t care
7
1-bit data
RnL
Byte data
RnH
Byte data
RnL
Word data
Rn
4-bit BCD data
RnH
Don’t care
7
7
0
MSB
LSB
Don’t care
0
6
5
3
2
1
0
Don’t care
7
0
MSB
LSB
15
0
MSB
LSB
7
4
3
Upper digit
0
Lower digit
Don’t care
7
4-bit BCD data
4
RnL
Don’t care
4
Upper digit
0
3
Lower digit
Notation:
RnH: Upper digit of general register
RnL: Lower digit of general register
MSB: Most significant bit
LSB: Least significant bit
Figure 2-4 Register Data Formats
Rev. 3.00, 12/94, page 25 of 334
2.3.2 Memory Data Formats
Figure 2-5 indicates the data formats in memory. For access by the H8/300L CPU, word data
stored in memory must always begin at an even address. In word access the least significant bit of
the address is regarded as 0. If an odd address is specified, the access is performed at the
preceding even address. This rule affects the MOV.W instruction, and also applies to instruction
fetching.
Word access is possible only for the on-chip ROM and RAM areas. For further details, see 2.8.1,
Notes on Data Access.
Data Type
Address
Data Format
7
1-bit data
Address n
7
Byte data
Address n
MSB
Even address
MSB
Word data
Odd address
Byte data (CCR) on stack
Word data on stack
0
6
5
4
3
2
1
0
LSB
Upper 8 bits
Lower 8 bits
LSB
Even address
MSB
CCR
LSB
Odd address
MSB
CCR*
LSB
Even address
MSB
Odd address
LSB
Note: * Ignored on return
Notation:
CCR: Condition code register
Figure 2-5 Memory Data Formats
When the stack is accessed using R7 as an address register, word access should always be
performed. For further details, see 3.2.10, Notes on Stack Area Use. When the CCR is pushed on
the stack, two identical copies of the CCR are pushed to make a complete word. When they are
restored, the lower byte is ignored.
Rev. 3.00, 12/94, page 26 of 334
2.4 Addressing Modes
2.4.1 Addressing Modes
The H8/300L CPU supports the eight addressing modes listed in table 2-1. Each instruction uses a
subset of these addressing modes.
Table 2-1 Addressing Modes
No.
Address Modes
Symbol
1
Register direct
Rn
2
Register indirect
@Rn
3
Register indirect with displacement
@(d:16, Rn)
4
Register indirect with post-increment
Register indirect with pre-decrement
@Rn+
@–Rn
5
Absolute address
@aa:8 or @aa:16
6
Immediate
#xx:8 or #xx:16
7
Program-counter relative
@(d:8, PC)
8
Memory indirect
@@aa:8
1.
Register Direct—Rn: The register field of the instruction specifies an 8- or 16-bit general
register containing the operand.
Only the MOV.W, ADD.W, SUB.W, CMP.W, ADDS, SUBS, MULXU (8 bits × 8 bits), and
DIVXU (16 bits ÷ 8 bits) instructions have 16-bit operands.
2.
Register Indirect—@Rn: The register field of the instruction specifies a 16-bit general
register containing the address of the operand.
3.
Register Indirect with Displacement—@(d:16, Rn): The instruction has a second word
(bytes 3 and 4) containing a displacement which is added to the contents of the specified
general register to obtain the operand address.
This mode is used only in MOV instructions. For the MOV.W instruction, the resulting
address must be even.
Rev. 3.00, 12/94, page 27 of 334
4.
Register Indirect with Post-Increment or Pre-Decrement—@Rn+ or @–Rn:
•
Register indirect with post-increment—@Rn+
The @Rn+ mode is used with MOV instructions that load registers from memory.
The register field of the instruction specifies a 16-bit general register containing the
address of the operand. After the operand is accessed, the register is incremented by 1 for
MOV.B or 2 for MOV.W. For MOV.W, the original contents of the 16-bit general register
must be even.
•
Register indirect with pre-decrement—@–Rn
The @–Rn mode is used with MOV instructions that store register contents to memory.
The register field of the instruction specifies a 16-bit general register which is decremented
by 1 or 2 to obtain the address of the operand in memory. The register retains the
decremented value. The size of the decrement is 1 for MOV.B or 2 for MOV.W. For
MOV.W, the original contents of the register must be even.
5.
Absolute Address—@aa:8 or @aa:16: The instruction specifies the absolute address of the
operand in memory.
The absolute address may be 8 bits long (@aa:8) or 16 bits long (@aa:16). The MOV.B and
bit manipulation instructions can use 8-bit absolute addresses. The MOV.B, MOV.W, JMP,
and JSR instructions can use 16-bit absolute addresses.
For an 8-bit absolute address, the upper 8 bits are assumed to be 1 (H'FF). The address range
is H'FF00 to H'FFFF (65280 to 65535).
6.
Immediate—#xx:8 or #xx:16: The instruction contains an 8-bit operand (#xx:8) in its
second byte, or a 16-bit operand (#xx:16) in its third and fourth bytes. Only MOV.W
instructions can contain 16-bit immediate values.
The ADDS and SUBS instructions implicitly contain the value 1 or 2 as immediate data.
Some bit manipulation instructions contain 3-bit immediate data in the second or fourth byte
of the instruction, specifying a bit number.
7.
Program-Counter Relative—@(d:8, PC): This mode is used in the Bcc and BSR
instructions. An 8-bit displacement in byte 2 of the instruction code is sign-extended to
16 bits and added to the program counter contents to generate a branch destination address.
The possible branching range is –126 to +128 bytes (–63 to +64 words) from the current
address. The displacement should be an even number.
Rev. 3.00, 12/94, page 28 of 334
8.
Memory Indirect—@@aa:8: This mode can be used by the JMP and JSR instructions. The
second byte of the instruction code specifies an 8-bit absolute address. The word located at
this address contains the branch destination address.
The upper 8 bits of the absolute address are assumed to be 0 (H'00), so the address range is
from H'0000 to H'00FF (0 to 255). Note that with the H8/3724 and H8/3754 Series,
addresses H'0000 to H'002B (0 to 43) are located in the vector table.
If an odd address is specified as a branch destination or as the operand address of a MOV.W
instruction, the least significant bit is regarded as 0, causing word access to be performed at
the address preceding the specified address. See 2.3.2, Memory Data Formats, for further
information.
2.4.2 Effective Address Calculation
Table 2-2 shows how effective addresses are calculated in each of the addressing modes.
Arithmetic and logic instructions use register direct addressing 1. The ADD.B, ADDX, SUBX,
CMP.B, AND, OR, and XOR instructions can also use immediate addressing 6.
Data transfer instructions can use all addressing modes except program-counter relative 7 and
memory indirect 8.
Bit manipulation instructions use register direct 1, register indirect 2, or absolute 5 addressing to
specify a byte operand, and 3-bit immediate addressing 6 to specify a bit position in that byte. The
BSET, BCLR, BNOT, and BTST instructions can also use register direct addressing 1 to specify
the bit position.
Rev. 3.00, 12/94, page 29 of 334
Rev. 3.00, 12/94, page 30 of 334
4
3
2
8 7
rm
op
7 6
rm
4 3
4 3
rn
0
0
op
disp
7 6
rm
op
7 6
rm
4 3
4 3
0
0
15
op
7 6
rm
4 3
0
Register indirect with pre-decrement,
@–Rn
15
Register indirect with
post-increment, @Rn+
15
Register indirect with displacement,
@(d:16, Rn)
15
Register indirect, @Rn
op
Register direct, Rn
1
15
Addressing Mode and
Instruction Format
No.
Table 2-2 Effective Address Calculation
0
0
Contents (16 bits) of register
indicated by rm
0
1 or 2
Contents (16 bits) of register
indicated by rm
disp
Contents (16 bits) of register
indicated by rm
Contents (16 bits) of register
indicated by rm
0
Incremented or decremented
by 1 if operand is byte size,
1 or 2
and by 2 if word size.
15
15
15
15
Effective Address Calculation Method
rm
0
3
rn
0
15
15
15
15
0
0
0
0
Operand is contents indicated by rm/rn.
3
Effective Address (EA)
Rev. 3.00, 12/94, page 31 of 334
7
6
5
No.
op
op
IMM
op
8 7
abs
op
8 7
IMM
abs
15
op
8 7
disp
Program-counter relative
@(d:8, PC)
15
#xx:16
15
Immediate
#xx:8
15
@aa:16
15
Absolute address
@aa:8
Addressing Mode and
Instruction Format
0
0
0
0
0
Table 2-2 Effective Address Calculation (cont)
PC contents
Sign extension
15
disp
0
Effective Address Calculation Method
H'FF
8 7
0
0
15
0
Operand is 1- or 2-byte immediate data.
15
15
Effective Address (EA)
Rev. 3.00, 12/94, page 32 of 334
8 7
Notation:
rm, rn: Register field
Operation field
op:
disp: Displacement
IMM: Immediate data
abs: Absolute address
op
abs
Memory indirect, @@aa:8
8
15
Addressing Mode and
Instruction Format
No.
0
Table 2-2 Effective Address Calculation (cont)
15
abs
Memory contents (16 bits)
H'00
8 7
0
Effective Address Calculation Method
15
Effective Address (EA)
0
2.5 Instruction Set
The H8/300L CPU can use a total of 55 instructions, which are grouped by function in table 2-3.
Table 2-3 Instruction Set
Function
Instructions
Types
Data transfer
MOV, PUSH*1, POP*1
1
Arithmetic operations
ADD, SUB, ADDX, SUBX, INC, DEC, ADDS,
SUBS, DAA, DAS, MULXU, DIVXU, CMP, NEG
14
Logic operations
AND, OR, XOR, NOT
4
Shift
SHAL, SHAR, SHLL, SHLR, ROTL, ROTR,
ROTXL, ROTXR
8
Bit manipulation
BSET, BCLR, BNOT, BTST, BAND, BIAND, BOR,
BIOR, BXOR, BIXOR, BLD, BILD, BST, BIST
14
Branch
Bcc*2, JMP, BSR, JSR, RTS
5
System control
RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP
8
Block data transfer
EEPMOV
1
Total: 55
Notes: 1. PUSH Rn is equivalent to MOV.W Rn, @–SP.
POP Rn is equivalent to MOV.W @SP+, Rn.
2. Bcc is a conditional branch instruction in which cc represents a condition code.
The following sections give a concise summary of the instructions in each category, and indicate
the bit patterns of their object code. The notation used is defined next.
Rev. 3.00, 12/94, page 33 of 334
Notation
Rd
General register (destination)
Rs
General register (source)
Rn
General register
(EAd) <EAd>
Destination operand
(EAs) <EAs>
Source operand
CCR
Condition code register
N
N (negative) flag of CCR
Z
Z (zero) flag of CCR
V
V (overflow) flag of CCR
C
C (carry) flag of CCR
PC
Program counter
SP
Stack pointer
#IMM
Immediate data
disp
Displacement
+
Addition
–
Subtraction
×
Multiplication
÷
Division
∧
AND logical
∨
OR logical
⊕
Exclusive OR logical
→
Move
∼
Inverse logic (logical complement)
:3
3-bit length
:8
8-bit length
:16
16-bit length
()< >
Contents of operand effective address
Rev. 3.00, 12/94, page 34 of 334
2.5.1 Data Transfer Instructions
Table 2-4 describes the data transfer instructions. Figure 2-6 shows their object code formats.
Table 2-4 Data Transfer Instructions
Instruction
Size*
Function
MOV
B/W
(EAs) → Rd, Rs → (EAd)
Moves data between two general registers or between a general
register and memory, or moves immediate data to a general register.
The Rn, @Rn, @(d:16, Rn), @aa:16, #xx:8 or #xx:16, @–Rn, and
@Rn+ addressing modes are available for byte or word data. The
@aa:8 addressing mode is available for byte data only.
The @–R7 and @R7+ modes require word operands. Do not specify
byte size for these two modes.
PUSH
W
Rn → @–SP
Pushes a 16-bit general register onto the stack. Equivalent to MOV.W
Rn, @–SP.
POP
W
@SP+ → Rn
Pops a 16-bit general register from the stack. Equivalent to MOV.W
@SP+, Rn.
Notes: * Size: Operand size
B:
Byte
W:
Word
Certain precautions are required in data access. See 2.8.1, Notes on Data Access, for details.
Rev. 3.00, 12/94, page 35 of 334
15
8
7
0
op
rm
15
8
rn
0
rm
8
Rm→Rn
7
op
15
MOV
rn
@Rm←→Rn
7
0
op
rm
rn
@(d:16, Rm)←→Rn
disp
15
8
7
0
op
rm
15
8
op
7
0
rn
15
@Rm+→Rn, or
Rn →@–Rm
rn
abs
8
@aa:8←→Rn
7
0
op
rn
@aa:16←→Rn
abs
15
8
op
7
0
rn
15
IMM
8
#xx:8→Rn
7
0
op
rn
#xx:16→Rn
IMM
15
8
op
7
0
1
1
1
rn
Notation:
op:
Operation field
rm, rn: Register field
disp: Displacement
abs:
Absolute address
IMM: Immediate data
Figure 2-6 Data Transfer Instruction Codes
Rev. 3.00, 12/94, page 36 of 334
PUSH, POP
@SP+ → Rn, or
Rn → @–SP
2.5.2 Arithmetic Operations
Table 2-5 describes the arithmetic instructions.
Table 2-5 Arithmetic Instructions
Instruction
Size*
Function
ADD
SUB
B/W
Rd ± Rs → Rd, Rd + #IMM → Rd
Performs addition or subtraction on data in two general registers, or
addition on immediate data and data in a general register. Immediate
data cannot be subtracted from data in a general register. Word data
can be added or subtracted only when both words are in general
registers.
ADDX
SUBX
B
Rd ± Rs ± C → Rd, Rd ± #IMM ± C → Rd
Performs addition or subtraction with carry or borrow on byte data in
two general registers, or addition or subtraction on immediate data and
data in a general register.
INC
DEC
B
Rd ± 1 → Rd
Increments or decrements a general register.
ADDS
SUBS
W
Rd ± 1 → Rd, Rd ± 2 → Rd
Adds or subtracts immediate data to or from data in a general register.
The immediate data must be 1 or 2.
DAA
DAS
B
Rd decimal adjust → Rd
MULXU
B
Rd × Rs → Rd
Performs 8-bit × 8-bit unsigned multiplication on data in two general
registers, providing a 16-bit result.
DIVXU
B
Rd ÷ Rs → Rd
Performs 16-bit ÷ 8-bit unsigned division on data in two general
registers, providing an 8-bit quotient and 8-bit remainder.
CMP
B/W
Rd – Rs, Rd – #IMM
Compares data in a general register with data in another general
register or with immediate data, and sets the CCR according to the
result. Word data can be compared only between two general
registers.
NEG
B
0 – Rd → Rd
Obtains the two’s complement (arithmetic complement) of data in a
general register.
Decimal-adjusts (adjusts to packed BCD) an addition or subtraction
result in a general register by referring to the CCR.
Notes: * Size: Operand size
B:
Byte
W:
Word
Rev. 3.00, 12/94, page 37 of 334
2.5.3 Logic Operations
Table 2-6 describes the four instructions that perform logic operations.
Table 2-6 Logic Operation Instructions
Instruction
Size*
Function
AND
B
Rd ∧ Rs → Rd,
Rd ∧ #IMM → Rd
Performs a logical AND operation on a general register and another
general register or immediate data.
OR
B
Rd ∨ Rs → Rd,
Rd ∨ #IMM → Rd
Performs a logical OR operation on a general register and another
general register or immediate data.
XOR
B
Rd ⊕ Rs → Rd,
Rd ⊕ #IMM → Rd
Performs a logical exclusive OR operation on a general register and
another general register or immediate data.
NOT
B
~ Rd → Rd
Obtains the one’s complement (logical complement) of general register
contents.
Notes: * Size: Operand size
B:
Byte
2.5.4 Shift Operations
Table 2-7 describes the eight shift instructions.
Table 2-7 Shift Instructions
Instruction
Size*
Function
SHAL
SHAR
B
Rd shift → Rd
SHLL
SHLR
B
ROTL
ROTR
B
ROTXL
ROTXR
B
Performs an arithmetic shift operation on general register contents.
Rd shift → Rd
Performs a logical shift operation on general register contents.
Rd rotate → Rd
Rotates general register contents.
Rd rotate through carry → Rd
Rotates general register contents through the C (carry) bit.
Notes: * Size: Operand size
B:
Byte
Rev. 3.00, 12/94, page 38 of 334
Figure 2-7 shows the instruction code format of arithmetic, logic, and shift instructions.
15
8
7
op
0
rm
15
8
7
0
op
15
8
7
0
rm
8
op
rn
7
MULXU, DIVXU
0
rn
ADD, ADDX, SUBX,
CMP (#XX:8)
IMM
15
8
7
op
0
rm
15
8
op
ADDS, SUBS, INC, DEC,
DAA, DAS, NEG, NOT
rn
op
15
ADD, SUB, CMP,
ADDX, SUBX (Rm)
rn
7
rn
15
AND, OR, XOR (Rm)
0
IMM
8
op
rn
AND, OR, XOR (#xx:8)
7
0
rn
SHAL, SHAR, SHLL, SHLR,
ROTL, ROTR, ROTXL, ROTXR
Notation:
op:
Operation field
rm, rn: Register field
IMM: Immediate data
Figure 2-7 Arithmetic, Logic, and Shift Instruction Codes
Rev. 3.00, 12/94, page 39 of 334
2.5.5 Bit Manipulations
Table 2-8 describes the bit-manipulation instructions. Figure 2-8 shows their object code formats.
Table 2-8 Bit-Manipulation Instructions
Instruction
Size*
Function
BSET
B
1 → (<bit-No.> of <EAd>)
Sets a specified bit in a general register or memory to 1. The bit
number is specified by 3-bit immediate data or the lower three bits of a
general register.
BCLR
B
0 → (<bit-No.> of <EAd>)
Clears a specified bit in a general register or memory to 0. The bit
number is specified by 3-bit immediate data or the lower three bits of a
general register.
BNOT
B
~ (<bit-No.> of <EAd>) → (<bit-No.> of <EAd>)
Inverts a specified bit in a general register or memory. The bit number
is specified by 3-bit immediate data or the lower three bits of a general
register.
BTST
B
~ (<bit-No.> of <EAd>) → Z
Tests a specified bit in a general register or memory and sets or clears
the Z flag accordingly. The bit number is specified by 3-bit immediate
data or the lower three bits of a general register.
BAND
B
C ∧ (<bit-No.> of <EAd>) → C
ANDs the C flag with a specified bit in a general register or memory
and stores the result in the carry flag.
BIAND
B
C ∧ [~ (<bit-No.> of <EAd>)] → C
ANDs the C flag with the inverse of a specified bit in a general register
or memory and stores the result in the carry flag.
The bit number is specified by 3-bit immediate data.
BOR
B
C ∨ (<bit-No.> of <EAd>) → C
ORs the C flag with a specified bit in a general register or memory and
stores the result in the carry flag.
BIOR
B
C ∨ [~ (<bit-No.> of <EAd>)] → C
ORs the C flag with the inverse of a specified bit in a general register or
memory and stores the result in the carry flag.
The bit number is specified by 3-bit immediate data.
Notes: * Size: Operand size
B:
Byte
Rev. 3.00, 12/94, page 40 of 334
Table 2-8 Bit-Manipulation Instructions (cont)
Instruction
Size*
Function
BXOR
B
C ⊕ (<bit-No.> of <EAd>) → C
XORs the C flag with a specified bit in a general register or memory
and stores the result in the carry flag.
BIXOR
B
C ⊕ ~ [(<bit-No.> of <EAd>)] → C
XORs the C flag with the inverse of a specified bit in a general register
or memory and stores the result in the carry flag.
The bit number is specified by 3-bit immediate data.
BLD
B
(<bit-No.> of <EAd>) → C
Copies a specified bit in a general register or memory to the C flag.
BILD
B
~ (<bit-No.> of <EAd>) → C
Copies the inverse of a specified bit in a general register or memory to
the C flag.
The bit number is specified by 3-bit immediate data.
BST
B
C → (<bit-No.> of <EAd>)
Copies the C flag to a specified bit in a general register or memory.
BIST
B
~ C → (<bit-No.> of <EAd>)
Copies the inverse of the C flag to a specified bit in a general register
or memory.
The bit number is specified by 3-bit immediate data.
Notes: * Size: Operand size
B:
Byte
Certain precautions are required in bit manipulation. See 2.8.2, Notes on Bit Manipulation, for
details.
Rev. 3.00, 12/94, page 41 of 334
BSET, BCLR, BNOT, BTST
15
8
7
op
0
IMM
15
8
7
op
0
rm
15
8
Operand: register direct (Rn)
Bit No.: immediate (#xx:3)
rn
Operand: register direct (Rn)
Bit No.: register direct (Rm)
rn
7
0
rn
0
0
0
0 Operand: register indirect (@Rn)
IMM
0
0
0
0 Bit No.:
op
rn
0
0
0
0 Operand: register indirect (@Rn)
op
rm
0
0
0
0 Bit No.:
op
op
15
8
15
8
7
0
7
abs
IMM
15
8
0
Operand: absolute (@aa:8)
0
0
7
0 Bit No.:
immediate (#xx:3)
0
op
abs
op
register direct (Rm)
0
op
op
immediate (#xx:3)
rm
0
Operand: absolute (@aa:8)
0
0
0 Bit No.:
register direct (Rm)
BAND, BOR, BXOR, BLD, BST
15
8
7
op
0
IMM
15
8
7
op
op
15
8
Operand: register direct (Rn)
Bit No.: immediate (#xx:3)
rn
0
rn
0
0
0
0 Operand: register indirect (@Rn)
IMM
0
0
0
0 Bit No.:
7
0
op
abs
op
immediate (#xx:3)
IMM
0
Operand: absolute (@aa:8)
0
0
0 Bit No.:
immediate (#xx:3)
Notation:
op:
Operation field
rm, rn: Register field
abs:
Absolute address
IMM: Immediate data
Figure 2-8 Bit Manipulation Instruction Codes
Rev. 3.00, 12/94, page 42 of 334
BIAND, BIOR, BIXOR, BILD, BIST
15
8
7
op
15
IMM
8
op
8
Operand: register direct (Rn)
Bit No.: immediate (#xx:3)
rn
7
op
15
0
0
rn
0
0
0
0 Operand: register indirect (@Rn)
IMM
0
0
0
0 Bit No.:
7
0
op
abs
op
immediate (#xx:3)
IMM
0
Operand: absolute (@aa:8)
0
0
0 Bit No.:
immediate (#xx:3)
Notation:
op:
Operation field
rm, rn: Register field
abs:
Absolute address
IMM: Immediate data
Figure 2-8 Bit Manipulation Instruction Codes (cont)
Rev. 3.00, 12/94, page 43 of 334
2.5.6 Branching Instructions
Table 2-9 describes the branching instructions.
Table 2-9 Branching Instructions
Instruction
Size
Function
Bcc
—
Branches to the designated address if condition cc is true. The branching
conditions are given below.
Mnemonic
Description
Condition
BRA (BT)
Always (true)
Always
BRN (BF)
Never (false)
Never
BHI
High
C∨Z=0
BLS
Low or same
C∨Z=1
BCC (BHS)
Carry clear (high or same)
C=0
BCS (BLO)
Carry set (low)
C=1
BNE
Not equal
Z=0
BEQ
Equal
Z=1
BVC
Overflow clear
V=0
BVS
Overflow set
V=1
BPL
Plus
N=0
BMI
Minus
N=1
BGE
Greater or equal
N⊕V=0
BLT
Less than
N⊕V=1
BGT
Greater than
Z ∨ (N ⊕ V) = 0
BLE
Less or equal
Z ∨ (N ⊕ V) = 1
JMP
—
Branches unconditionally to a specified address.
JSR
—
Branches to a subroutine at a specified address.
BSR
—
Branches to a subroutine at a specified displacement from the current
address.
RTS
—
Returns from a subroutine.
Rev. 3.00, 12/94, page 44 of 334
15
8
op
7
0
cc
15
disp
8
7
op
15
Bcc
0
rm
8
0
0
0
7
0
JMP (@Rm)
0
op
JMP (@aa:16)
abs
15
8
7
0
op
abs
15
8
JMP (@@aa:8)
7
0
op
disp
15
8
7
op
15
BSR
0
rm
8
0
0
0
7
0
JSR (@Rm)
0
op
JSR (@aa:16)
abs
15
8
7
op
0
abs
15
8
JSR (@@aa:8)
7
0
op
RTS
Notation:
op: Operation field
cc: Condition field
rm: Register field
disp: Displacement
abs: Absolute address
Figure 2-9 Branching Instruction Codes
Rev. 3.00, 12/94, page 45 of 334
2.5.7 System Control Instructions
Table 2-10 describes the system control instructions. Figure 2-10 shows their object code formats.
Table 2-10 System Control Instructions
Instruction
Size*
Function
RTE
—
Returns from an exception-handling routine.
SLEEP
—
When this instruction is executed in active mode, the CPU goes to
low-power operation mode (sleep mode, standby mode, or watch mode).
From subactive mode the state goes to watch mode, or goes back to
active mode via watch mode. For details, see 3.3, System Modes.
LDC
B
Rs → CCR, #IMM → CCR
Moves immediate data or general register contents to the condition code
register.
STC
B
CCR → Rd
Copies the condition code register to a specified general register.
ANDC
B
CCR ∧ #IMM → CCR
Logically ANDs the condition code register with immediate data.
ORC
B
CCR ∨ #IMM → CCR
Logically ORs the condition code register with immediate data.
XORC
B
CCR ⊕ #IMM → CCR
Logically exclusive-ORs the condition code register with immediate data.
NOP
—
PC + 2 → PC
Only increments the program counter.
Notes: * Size: Operand size
B:
Byte
Rev. 3.00, 12/94, page 46 of 334
15
8
7
0
op
15
8
RTE, SLEEP, NOP
7
0
op
15
rn
8
7
op
LDC, STC (Rn)
0
IMM
ANDC, ORC,
XORC, LDC (#xx:8)
Notation:
op: Operation field
rn: Register field
IMM: Immediate data
Figure 2-10 System Control Instruction Codes
2.5.8 Block Data Transfer Instruction
Table 2-11 describes the block data transfer instruction. Figure 2-11 shows its object code format.
Table 2-11 Block Data Transfer Instruction
Instruction
Size
Function
EEPMOV
—
If R4L ≠ 0 then
repeat
until
@R5+ → @R6+
R4L – 1 → R4L
R4L = 0
else next;
Moves a data block according to parameters set in general registers R4L,
R5, and R6.
R4L: Size of block (bytes)
R5:
Starting source address
R6:
Starting destination address
Execution of the next instruction starts as soon as the block transfer is
completed.
Rev. 3.00, 12/94, page 47 of 334
15
8
7
0
op
op
Notation:
op: Operation field
Figure 2-11 Block Data Transfer Instruction Code
Notes on EEPMOV Instruction
1.
The EEPMOV instruction is a block data transfer instruction. It moves the number of bytes
specified by R4L from the address specified by R5 to the address specified by R6.
R5 →
← R6
R5 + R4L →
2.
← R6 + R4L
When setting R4L and R6, make sure that the final destination address (R6 + R4L) does not
exceed H'FFFF. The value in R6 must not change from H'FFFF to H'0000 during execution of
the instruction.
R5 →
R5 + R4L →
Rev. 3.00, 12/94, page 48 of 334
← R6
H'FFFF
Not allowed
← R6 + R4L
2.6 CPU States
2.6.1 Overview
There are three CPU states, namely, program execution state, program halt state, and exceptionhandling state. Program execution state includes active mode and subactive mode. In program
halt state there are sleep mode, standby mode, and watch mode. These states are shown in figure
2-12. Figure 2-13 shows the state transitions.
State
Program
execution state
Active mode
The CPU executes successive program
instructions, synchronized by the system clock.
Subactive mode
The CPU executes
successive program
instructions in low-speed
operations, synchronized
by the subclock.
Program halt state
Sleep mode
A state in which some
or all of the chip
functions are stopped
to conserve power.
Standby mode
Low power
operation
modes
Watch mode
Exceptionhandling state
A transient state in which the CPU changes
the processing flow due to a reset or an interrupt.
Figure 2-12 CPU Operation States
Rev. 3.00, 12/94, page 49 of 334
Reset cleared
Reset state
Exception-handling state
Reset occurs
Reset
occurs
Reset
occurs
Interrupt
source
Program halt state
Exception- Exceptionhandling
handling
request
complete
Program execution state
SLEEP instruction executed
Note: On the transitions between modes, see 3.3, System Modes.
Figure 2-13 State Transitions
2.6.2 Program Execution State
In program execution state the CPU executes program instructions in sequence.
There are two modes in this state, active mode and subactive mode. Operation is synchronized
with the system clock in active mode, and with a subclock in subactive mode. For details on these
modes, see 3.3, System Modes.
2.6.3 Program Halt State
In program halt state there are three modes, namely, sleep mode, standby mode, and watch mode.
For details on these modes, see 3.3, System Modes.
2.6.4 Exception-Handling States
Exception-handling states are transient states occurring when exception handling is raised by a
reset or interrupt, and the CPU changes its normal processing flow. In exception handling caused
by an interrupt, PC and CCR values are saved with reference to SP (R7).
For details on interrupt handling, see 3.2.2, Interrupts.
Rev. 3.00, 12/94, page 50 of 334
2.7 Basic Operation Timing
CPU operation is synchronized by a clock (φ or φSUB). In active mode it means φ, and in
subactive mode it means φSUB. For details, see section 6, Clock Pulse Generators. The period
from the rising edge of φ or φSUB to the next rising edge is called one state. A memory cycle or
bus cycle consists of two states; access to on-chip memory and to on-chip peripheral modules
always takes place in two states.
2.7.1 Access to On-Chip Memory (RAM, ROM)
Two-state access is employed so that high-speed access can be made to on-chip memory. The data
bus width is 16 bits, allowing access in byte or word size. Figure 2-14 shows the on-chip memory
access cycle.
Bus cycle
T1 state
T2 state
φ or φSUB
Internal address bus
Address
Internal read signal
Internal data bus
(read access)
Read data
Internal write signal
Internal data bus
(write access)
Write data
Figure 2-14 On-Chip Memory Access Cycle
Rev. 3.00, 12/94, page 51 of 334
2.7.2 Access to On-Chip Peripheral Modules
On-chip peripheral modules are accessed in two states. The data bus width is 8 bits, so access is
made in byte size only. This means that two instructions must be used for a word size data access.
Figure 2-15 shows the on-chip peripheral module access cycle.
Bus cycle
T1 state
T2 state
φ or φSUB
Internal address bus
Address
Internal read signal
Internal data bus
(read access)
Read data
Internal write signal
Internal data bus
(write access)
Write data
Figure 2-15 On-Chip Peripheral Module Access Cycle
Rev. 3.00, 12/94, page 52 of 334
2.8 Application Notes
The following points are to be observed in using the H8/300L CPU.
2.8.1 Notes on Data Access
1.
The address space of the H8/300L CPU includes some empty areas in addition to the RAM,
registers, and ROM areas available to the user. If these empty areas are mistakenly accessed
by an application program, the following results will occur.
Transfer from CPU to empty area:
The transferred data will be lost. This action may also cause the CPU to misoperate.
Transfer from empty area to CPU:
The transferred data cannot be guaranteed.
2.
Internal data transfer with on-chip modules other than ROM and RAM areas makes use of an
8-bit data width. If word access is attempted to these areas, the following results will occur.
Word access from CPU to I/O register area:
Upper bytes: will be written to I/O register.
Lower bytes: transferred data will be lost.
Word access from I/O register to CPU:
Upper bytes: Will be written to upper part of CPU internal register.
Lower bytes: Data written to lower part of CPU internal register cannot be guaranteed.
Byte size instructions should therefore be used when transferring data with I/O registers other
than the on-chip ROM and RAM areas. Figure 2-16 shows the data size in which access can
be made with on-chip peripheral modules.
Rev. 3.00, 12/94, page 53 of 334
Access
Word Byte
Interrupt vector
(44 bytes)
On-chip ROM
On-chip RAM
Used also for VFD
display RAM (64 bytes)
On-chip RAM
32-byte data buffer
Internal I/O register
(4 bytes)
×
Reserved
×
Internal I/O register
(80 bytes)
×
×
Figure 2-16 Data Size for Access to and from On-Chip Peripheral Modules
Rev. 3.00, 12/94, page 54 of 334
2.8.2 Notes on Bit Manipulation
The H8/300L CPU executes bit manipulation instructions BSET, BCLR, BNOT, BST, and BIST
8 bits at a time, in the order read → modify → write. When bit manipulation instructions are
executed in the cases illustrated below, care must be taken since the operation may affect other
bits besides those being manipulated.
1.
Bit manipulation in two registers assigned to the same address (when the source and
destination are different)
Example 1: Timer load register and timer counter
In this example, a bit manipulation instruction is executed in the timer load register and timer
counter of a reload timer. Since the timer load register and timer counter share the same address,
the operations take place as follows.
a.
Read: Timer counter value at the time is read.
b.
Modify: The CPU manipulates (sets or resets) the bit designated with the instruction. (Other
bits remain the same.)
c.
Write: The modified data is written to the timer load register.
The timer counter continues to count during this time based on system clock φ, so the value read
from it is not necessarily the same as that in the timer load register. As a result, it is possible that a
different value will be written to another bit besides that designated with the instruction.
Figure 2-17 shows the reload timer configuration.
R
Timer counter
Reload
Timer load register
W
Internal bus
φ
R: Read
W: Write
Figure 2-17 Reload Timer Configuration
Example 2: Port data register (pin input and data register)
When a bit manipulation instruction is executed designating a port data register, the possibility
exists that, in addition to the bit designated with the instruction there will be changes in other pin
I/O states or other data register contents.
Rev. 3.00, 12/94, page 55 of 334
As noted above, the H8/300L CPU executes bit manipulation instructions 8 bits at a time, in the
order read → modify → write. Since the same address is used for the I/O port data register and
the read portion of pin input, a bit manipulation instruction designating a port functions as
follows.
① High-voltage pin: pin other than the modified bit
• When set as an input pin (data register = 0)
First the CPU reads the pin input level (read), then it sets or resets the designated bit
(modify; other bits remain the same), and writes that value to the data register (write). If
the input level is high (read data = 1), a value of 1 is written to the data register, changing
the input pin to an output pin (high-level output). If the input level is low, no change
occurs.
• When set as an output pin (data register = 1, high-level output)
If the output level is higher than the input high level (VIH), there is no change.
If the output level is lower than the input low level (VIL), a value of 0 is written to the data
register, so that the PMOS buffer is turned off resulting in pull-down (low level) or highimpedance state.
If a load is applied so that the output level is pulled down to a medium level, the resulting
state is indeterminate.
② Standard-voltage pin: pin other than the modified bit
•
When set as an input pin
The CPU reads the pin input level and writes that value to the data register, which may or
may not result in a change to the data register contents.
•
When set as an output pin
The data register is read, so no change occurs.
2.
Bit manipulation in a register containing a write-only bit
Example: PWM data register, etc.
(Note that read and write characteristics can differ from bit to bit.)
In this case there is no register (on the source side) to be read, so a bit other than the designated bit
takes a value of 1.
Rev. 3.00, 12/94, page 56 of 334
Table 2-12 lists the registers that share the same address, while table 2-13 lists the registers that
contain write-only bits.
Table 2-12 Registers Assigned to the Same Address
Register Name
Abbreviation
Address
Timer load register B/Timer counter B
TLB/TCE
H'FFC3
Timer load register C/Timer counter C
TLC/TCC
H'FFC5
Timer load register E/Timer counter E
TLE/TCE
H'FFC9
Port data register 1*
PDR1
H'FFD1
Port data register 3*
PDR3
H'FFD3
Port data register 4*
PDR4
H'FFD4
Port data register 5*
PDR5
H'FFD5
Port data register 6*
PDR6
H'FFD6
Port data register 7*
PDR7
H'FFD7
Port data register 8*
PDR8
H'FFD8
Port data register 9*
PDR9
H'FFD9
Port data register A*
PDRA
H'FFDA
Note: * These port data registers are used also for pin input.
Table 2-13 Registers with Write-Only Bits
Register Name
Abbreviation
Address
Serial mode register 1
SMR1
H'FFB0
PWM control register
PWCR
H'FFCC
PWM data register U
PWDRU
H'FFCD
PWN data register L
PWDRL
H'FFCE
Port control register 1
PCR1
H'FFE1
Port control register 8
PCR8
H'FFE8
Port control register 9
PCR9
H'FFE9
Port control register A
PCRA
H'FFEA
Port mode register 0
PMR0
H'FFEF
Timer mode register D*1
TMD
H'FFC6
System control register 2*2
SYSCR2
H'FFF1
Notes: 1. Only bit CRL (bit 7) is write-only.
2. Bit DTON (bit 3) is a write-only bit only in subactive mode. In active mode it cannot be
read or written.
Rev. 3.00, 12/94, page 57 of 334
Rev. 3.00, 12/94, page 58 of 334
Section 3 System Control
3.1 Overview
This chapter explains reset state, exception handling, and system modes.
3.2 Exception Handling
Exception handling includes processing of reset exceptions and of interrupts. Table 3-1
summarizes the factors causing each kind of exception, and their priorities. Reset exception
handling has the highest priority.
Table 3-1 Types of Exception Handling and Priorities
Priority
Exception Source
Timing for Start of Exception Handling
High
Reset
Reset exception handling starts as soon as RES pin changes
from low to high.
Interrupt
When interrupt request is made, interrupt exception handling
starts after execution of present instruction is completed.
Low
3.2.1 Reset
When the RES pin goes to low level, all processing stops and the system goes to reset state. CPU
internal states and each of the registers of on-chip peripheral modules are initialized. The I bit of
the condition code register (CCR) is set, masking all interrupts.
As soon as the RES pin goes from low to high level, reset exception handling starts. In this
processing, the contents indicated by the reset exception handling vector address (H'0000 to
H'0001) are read and sent to the program counter (PC). Then program execution starts from the
address indicated in PC. Figure 3-1 shows the reset sequence.
Notes: 1. To make sure a reset is carried out properly, when power is turned on the RES pin
should be kept at low level for at least 20 ms after the power supply starts up.
2. When resetting during operation, keep the RES pin at low level for at least 10 system
clock cycles.
3. After a reset, if an interrupt request is received before the stack pointer (SP: R7) has
been initialized, PC and CCR values will not be saved properly, causing program
runaway operation. To prevent this, all interrupts are disabled right after reset
exception handling is executed. Application programs should thus include a step
clearing all interrupt masks after SP initialization. An even-numbered address must be
set in SP. It is recommended that application programs start with an instruction
initializing SP (e.g., MOV.W #xx:16, SP).
Rev. 3.00, 12/94, page 59 of 334
Reset state
Reset exception handling and program execution
Vector fetch
Internal
processing
Prefetch of
first instruction
of program
RES
φ
Internal
address bus
(1)
(2)
Internal read
signal
Internal write
signal
Internal data
bus (16 bits)
(2)
(3)
(1) Reset exception handling vector address (H'0000)
(2) Program starting address
(3) First instruction of program
Figure 3-1 Reset Sequence
3.2.2 Interrupts
Factors causing interrupt exception handling to start may be either external interrupts (IRQ5 to
IRQ0), or internal interrupts when an on-chip peripheral module makes an interrupt request.
Table 3-2 shows the interrupt sources and their priorities, along with the vector addresses. When
more than one interrupt is raised, that with the highest priority is processed.
1.
Both internal and external interrupts (IRQ5 to IRQ0) can be masked by the I bit of CCR.
When this bit is set to 1, the interrupt request flag is set but interrupts cannot be accepted.
2.
The external interrupt pins IRQ4, IRQ1, and IRQ0 can each be set independently to either
rising edge sensing or falling edge sensing. The remaining external interrupt pins, IRQ5,
IRQ3, and IRQ2, are fixed at falling edge sensing.
Rev. 3.00, 12/94, page 60 of 334
Table 3-2 Interrupt Sources
Priority
Interrupt
Origin of Interrupt
Vector Starting
Address
High
Reset
External pin
H'0000
(Reserved)*1
—
H'0002
H'0004
H'0006
IRQ0
External pin
H'0008
IRQ1
H'000A
IRQ2
H'000C
IRQ3
H'000E
IRQ4
H'0010
IRQ5
H'0012
Key scan
VFD
H'0014
Timer A overflow
Timer A
H'0016
Timer B overflow
Timer B
H'0018
Timer C overflow
Timer C
H'001A
Timer D overflow
Timer D
H'001C
Timer E overflow
Timer E
H'001E
Direct state transition
Circuit waiting for oscillator
stabilization*2
H'0020
(Reserved)*1
—
H'0022
H'0024
Low
SCI1 transfer complete, error
Serial communication interface 1
H'0026
SCI2 transfer complete, error
Serial communication interface 2
H'0028
A/D conversion complete
A/D converter
H'002A
Notes: 1. Vector addresses indicated as “Reserved” cannot be used.
2. A circuit for which a SLEEP instruction has been issued, and for which an interrupt
request is raised after the stipulated time period.
Rev. 3.00, 12/94, page 61 of 334
3.2.3 Interrupt Control Registers
Table 3-3 lists the registers that are used to control interrupts.
Table 3-3 Interrupt Control Registers
Register Name
Abbreviation
R/W
Initial Value
Address
Port mode register 1
PMR1
R/W
H'00
H'FFEB
IRQ edge select register
IEGR
R/W
H'EC
H'FFF2
Interrupt enable register 1
IENR1
R/W
H'C0
H'FFF3
Interrupt enable register 2
IENR2
R/W
H'00
H'FFF4
Interrupt enable register 3
IENR3
R/W
H'3C
H'FFF5
Interrupt request register 1
IRR1
R/W*
H'C0
H'FFF6
Interrupt request register 2
IRR2
R/W*
H'00
H'FFF7
Interrupt request register 3
IRR3
R/W*
H'3C
H'FFF8
Note: * Write is enabled only for writing of 0 to clear flag.
1.
Port mode register 1 (PMR1)
Bit
7
6
5
4
3
2
1
0
NOISE
CANCEL
EVENT
IRQC5
IRQC4
IRQC3
IRQC2
IRQC1
IRQC0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
PMR1 is an 8-bit read/write register, for selecting whether the port 1 pin is to be used as an I/O
port or as an input port for external interrupts. It is also used to turn on or off the noise canceller
function of pin IRQ0.
Note: Before switching pin functions using bits IRQ5 to IRQ0 in PMR1, first set the interrupt
enable flag to disable interrupts. After the pin functions have been switched, issue any
instruction to clear the interrupt request flag to 0.
Program example:
MOV. B R0L, @IENR1
MOV. B R0L, @PMR1
NOP
MOV. B R0L, @IRR1
MOV. B R1L, @IENR1
Rev. 3.00, 12/94, page 62 of 334
...................... Mask interrupts
...................... Change pin function
...................... Issue any instruction
...................... Clear interrupt request flag
...................... Enable interrupts
Bit 7: Noise cancel (NOISE CANCEL)
This bit sets the noise canceller function of pin IRQ0 to on or off.
Bit 7
NOISE CANCEL
Description
0
Sets the noise canceller function of pin IRQ0 to off.
1
Sets the noise canceller function of pin IRQ0 to on. Input is double-sampled
at intervals of 256 states. If the input values do not match, noise is
assumed.
(initial value)
Bit 6: P16/EVENT pin function switch (EVENT)
Bit 6
EVENT
Description
0
P16/EVENT pin functions as P16 pin.
1
P16/EVENT pin functions as EVENT pin.
(initial value)
Bit 5: P15/IRQ5/TMOE pin function switch (IRQC5)
Bit 5
IRQC5
Description
0
P15/IRQ5/TMOE pin functions as P15/TMOE pin.*
1
P15/IRQ5/TMOE pin functions as IRQ5 pin.
(initial value)
Note: * On use of this pin as TMOE pin, see 7.3.2, Port Mode Register 4 (PMR4).
Bit 4: P14/IRQ4 pin function switch (IRQC4)
Bit 4
IRQC4
Description
0
P14/IRQ4 pin functions as P14 pin.
1
P14/IRQ4 pin functions as IRQ4 pin.
(initial value)
Bit 3: P13/IRQ3 pin function switch (IRQC3)
Bit 3
IRQC3
Description
0
P13/IRQ3 pin functions as P13 pin.
1
P13/IRQ3 pin functions as IRQ3 pin.
(initial value)
Rev. 3.00, 12/94, page 63 of 334
Bit 2: P12/IRQ2 pin function switch (IRQC2)
Bit 2
IRQC2
Description
0
P12/IRQ2 pin functions as P12 pin.
1
P12/IRQ2 pin functions as IRQ2 pin.
(initial value)
Bit 1: P11/IRQ1 pin function switch (IRQC1)
Bit 1
IRQC1
Description
0
P11/IRQ1 pin functions as P11 pin.
1
P11/IRQ1 pin functions as IRQ1 pin.
(initial value)
Bit 0: P10/IRQ0 pin function switch (IRQC0)
Bit 0
IRQC0
Description
0
P10/IRQ0 pin functions as P10 pin.
1
P10/IRQ0 pin functions as IRQ0 pin.
2.
(initial value)
IRQ edge select register (IEGR)
Bit
7
6
5
4
3
2
1
0
—
—
—
IEG4
—
—
IEG1
IEG0
Initial value
1
1
1
0
1
1
0
0
Read/Write
—
—
—
R/W
—
—
R/W
R/W
IEGR is an 8-bit read/write register, used to designate whether pins IRQ0, IRQ1, and IRQ4 are set
to rising edge sensing or falling edge sensing.
Bits 7 to 5: Reserved bits
Bits 7 to 5 are reserved; they always read 1, and cannot be modified.
Bit 4: IRQ4 pin input edge select (IEG4)
Bit 4
IEG4
Description
0
Falling edge of IRQ4 pin input is detected.
1
Rising edge of IRQ4 pin input is detected.
Bits 3 and 2: Reserved bits
Bits 3 and 2 are reserved; they always read 1, and cannot be modified.
Rev. 3.00, 12/94, page 64 of 334
(initial value)
Bit 1: IRQ1 pin input edge select (IEG1)
Bit 1
IEG1
Description
0
Falling edge of IRQ1 pin input is detected.
1
Rising edge of IRQ1 pin input is detected.
(initial value)
Bit 0: IRQ0 pin input edge select (IEG0)
Bit 0
IEG0
Description
0
Falling edge of IRQ0 pin input is detected.
1
Rising edge of IRQ0 pin input is detected.
3.
(initial value)
Interrupt enable register 1 (IENR1)
Bit
7
6
5
4
3
2
1
0
—
—
IEN5
IEN4
IEN3
IEN2
IEN1
IEN0
Initial value
1
1
0
0
0
0
0
0
Read/Write
—
—
R/W
R/W
R/W
R/W
R/W
R/W
IENR1 is an 8-bit read/write register for controlling whether external interrupts are enabled or
disabled.
Bits 7 and 6: Reserved bits
Bits 7 and 6 are reserved; they always read 1, and cannot be modified.
Bits 5 to 0: IRQ5 to IRQ0 interrupt enable (IEN5 to IEN0)
Bit 5 to 0
IEN5 to IEN0
Description
0
Disables interrupt requests via IRRI5 to IRRI0.
1
Enables interrupt requests via IRRI5 to IRRI0.
(initial value)
Rev. 3.00, 12/94, page 65 of 334
4.
Interrupt enable register 2 (IENR2)
Bit
7
6
5
4
3
2
1
0
—
—
IENDT
IENTE
IENTD
IENTC
IENTB
IENTA
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
IENR2 is an 8-bit read/write register for controlling whether direct transfer and timer A to E
overflow interrupts are enabled or disabled.
Bits 7 and 6: Reserved bits
Bits 7 and 6 are reserved. Both read and write are possible.
Bit 5: Direct transfer interrupt enable (IENDT)
Bit 5
IENDT
Description
0
Disables interrupt requests (direct transfer) via IRRDT.
1
Enables interrupt requests via IRRDT.
(initial value)
Bits 4 to 0: Timer E to A interrupt enable (IENTE to IENTA)
Bits 4 to 0
IENTE to IENTA
Description
0
Disables interrupt requests via IRRTE to IRRTA.
1
Enables interrupt requests via IRRTE to IRRTA.
5.
(initial value)
Interrupt enable register 3 (IENR3)
Bit
7
6
5
4
3
2
1
0
IENAD
IENKS
—
—
—
—
IENS2
IENS1
Initial value
0
0
1
1
1
1
0
0
Read/Write
R/W
R/W
—
—
—
—
R/W
R/W
IENR3 is an 8-bit read/write register for controlling whether interrupts for A/D conversion
complete, key scan, and serial communication interface 1 and 2 are enabled or disabled.
Rev. 3.00, 12/94, page 66 of 334
Bit 7: A/D conversion complete interrupt enable (IENAD)
Bit 7
IENAD
Description
0
Disables interrupt requests via IRRAD.
1
Enables interrupt requests via IRRAD.
(initial value)
Bit 6: Key scan interrupt enable (IENKS)
Bit 6
IENKS
Description
0
Disables interrupt requests via IRRKS.
1
Enables interrupt requests via IRRKS.
(initial value)
Bits 5 to 2: Reserved bits
Bits 5 to 2 are reserved; they always read 1, and cannot be modified.
Bits 1 and 0: Serial communication interface 2 and 1 interrupt enable (IENS2 and IENS1)
Bit 1, 0
IENS2, IENS1
Description
0
Disables interrupt requests via IRRS2 and IRRS1.
1
Enables interrupt requests via IRRS2 and IRRS1.
6.
(initial value)
Interrupt request register 1 (IRR1)
Bit
7
6
5
4
3
2
1
0
—
—
IRRI5
IRRI4
IRRI3
IRRI2
IRRI1
IRRI0
Initial value
1
1
0
0
0
0
0
0
Read/Write
—
—
R/W *
R/W *
R/W *
R/W *
R/W *
R/W *
Note: * Write is enabled only for writing of 0 to clear flag.
IRR1 is an 8-bit read/write register, which is set to 1 when an external interrupt is requested.
Bits 7 and 6: Reserved bits
Bits 7 and 6 are reserved; they always read 1, and cannot be modified.
Rev. 3.00, 12/94, page 67 of 334
Bits 5 to 0: IRQ5 to IRQ0 interrupt request (IRRI5 to IRRI0)
Bits 5 to 0
IRRI5 to IRRI0
Description
0
No interrupt request on the corresponding pin (IRQ5 to IRQ0).
1
Setting conditions: When interrupt input is set for the corresponding pin
(IRQ5 to IRQ0) by PMR1, and when the edge designated for that pin is input,
the corresponding flag (IRRI5 to IRRI0) is set to 1.
(initial value)
Clearing method: The flag is not automatically cleared when an interrupt is
accepted. Software must be programmed to clear the flag to 0.
7.
Interrupt request register 2 (IRR2)
Bit
7
6
5
4
3
2
1
0
—
—
IRRDT
IRRTE
IRRTD
IRRTC
IRRTB
IRRTA
Initial value
0
0
0
0
0
0
0
0
Read/Write
—
—
R/W *
R/W *
R/W *
R/W*
R/W *
R/W *
Note: * Write is enabled only for writing of 0 to clear flag.
IRR2 is an 8-bit read/write register, which is set to 1 when a direct transfer or Timer A to E
overflow interrupt is requested.
Bits 7 and 6: Reserved bits
Bits 7 and 6 are reserved; they always read 0, and only 0 may be written.
Bit 5: Direct transfer interrupt request (IRRDT)
Bits 5
IRRDT
Description
0
No direct transfer interrupt request.
1
Setting conditions: In subactive mode, when the system control register 2
(SYSCR2) DTON bit = 1, and the system control register 2 (SYSCR2) LSON bit = 0,
execution of a SLEEP instruction results in direct transfer to active mode via watch
mode. When this happens, a direct transfer interrupt is requested and the IRRDT
flag is set to 1.
(initial value)
Clearing method: The flag is not automatically cleared when an interrupt is
accepted. Software must be programmed to clear the flag to 0.
Rev. 3.00, 12/94, page 68 of 334
Bits 4 to 0: Timers E to A interrupt request (IRRTE to IRRTA)
Bits 4 to 0
IRRTE to IRRTA
Description
0
No overflow interrupt request on the corresponding timer
(E to A).
(initial value)
1
Setting conditions: When a Timer E to A overflow interrupt is requested,
the corresponding flag (IRRTE to IRRTA ) is set to 1.
Clearing method: The flag is not automatically cleared when an interrupt is
accepted. Software must be programmed to clear the flag to 0.
8.
Interrupt request register 3 (IRR3)
Bit
7
6
5
4
3
2
1
0
IRRAD
IRRKS
—
—
—
—
IRRS2
IRRS1
Initial value
0
0
1
1
1
1
0
0
Read/Write
R/W *
R/W *
—
R/W *
R/W *
—
—
—
Note: * Write is enabled only for writing of 0 to clear flag.
IRR3 is an 8-bit read/write register, which is set to 1 when an interrupt is requested for A/D
conversion complete, key scan, or serial communication interface 2 or 1.
Bit 7: A/D conversion complete interrupt request (IRRAD)
Bit 7
IRRAD
Description
0
No A/D conversion complete interrupt request.
1
Setting conditions: When the A/D converter completes A/D conversion, an interrupt
is requested and the IRRAD flag is set to 1.
(initial value)
Clearing method: The flag is not automatically cleared when an interrupt is
accepted. Software must be programmed to clear the flag to 0.
Bit 6: Key scan interrupt request (IRRKS)
Bit 6
IRRKS
Description
0
No key scan interrupt request.
1
Setting conditions: When the VFD controller/driver requests an interrupt, the IRRKS
flag is set to 1.
(initial value)
Clearing method: The flag is not automatically cleared when an interrupt is
accepted. Software must be programmed to clear the flag to 0.
Rev. 3.00, 12/94, page 69 of 334
Bits 5 to 2: Reserved bits
Bits 5 to 2 are reserved; they always read 1, and cannot be modified.
Bits 1 and 0: Serial communication interface 2 and 1 interrupt request (IRRS2, IRRS1)
Bits 1, 0
IRRS2, IRRS1
Description
0
No transfer complete or error interrupt request by the
corresponding serial communication interface.
(initial value)
1
Setting conditions: When an interrupt is requested due to transfer complete or
error on serial communication interface 2 or 1, the corresponding flag (IRRS2 or
IRRS1) is set to 1.
Clearing method: The flag is not automatically cleared when an interrupt is
accepted. Software must be programmed to clear the flag to 0.
3.2.4 External Interrupts
There are six external interrupts, IRQ5 to IRQ0. These interrupts are requested by means of input
signals at pins IRQ5 to IRQ0.
Interrupts IRQ4, IRQ1, and IRQ0 are detected by either rising edge sensing or falling edge
sensing, depending on the settings of bits IEG4, IEG1, and IEG0 in the IRQ edge select register
(IEGR). The other external interrupts, IRQ5, IRQ3, and IRQ2, are detected by falling edge
sensing only. In order to validate external interrupt input, it is first necessary to set the
corresponding bit in port mode register 1 (PMR1) to 1.
When the designated edge is input at pins IRQ5 to IRQ0, the corresponding bit in interrupt request
register 1 (IRR1) is set to 1. After the interrupt is accepted, the flag that was set is not
automatically cleared, so the interrupt handling routine must be programmed to clear the flag to 0.
A given interrupt request may be masked by clearing its interrupt enable flag to 0.
Interrupts IRQ5 to IRQ0 are enabled by setting to 1 bits IEN5 to IEN0 in interrupt enable register
1. All interrupts can be masked by setting the I bit in CCR to 1.
When an interrupt exception request is received for interrupts IRQ5 to IRQ0 and an interrupt
handler is executed, the I bit is set to 1. The order of priority is from IRQ0 (high) to IRQ5 (low).
For details see table 3-2.
A noise canceller function can be set for IRQ0 interrupts, in which case a noise cancellation circuit
double-samples its input every 256 states. If the sampling results do not match, noise is assumed
and the request is not accepted.
Rev. 3.00, 12/94, page 70 of 334
3.2.5 Internal Interrupts
There are ten internal interrupts that can be raised by the on-chip peripheral modules. These
interrupts can be masked by setting the I bit in CCR to 1. When an internal interrupt request is
accepted and an interrupt handler is executed, the I bit is set to 1. On the order of priority of
interrupts from on-chip peripheral modules, see table 3-2.
3.2.6 Operations When an Interrupt is Raised
Interrupts are controlled by an interrupt controller. Figure 3-2 gives a block diagram of this
interrupt controller, while figure 3-3 shows the flow up to interrupt acceptance.
IRQ 5 to IRQ 0 interrupt
request flag or internal
interrupt request flag
Priority decision
Interrupt controller
Interrupt
request
IRQ 5 to IRQ 0 interrupt
request flag or internal
interrupt enable flag
I
CCR (CPU)
Figure 3-2 Block Diagram of Interrupt Controller
Rev. 3.00, 12/94, page 71 of 334
Program execution state
No
Interrupt
request occured
Yes
IRQ0
Yes
No
IRQ1
Yes
16 interrupts
No
IRQ2
No
No
Yes
SCI2
Yes
A/D
Yes
I=0
No
Yes
PC contents saved
CCR contents saved
I←1
Branch to interrupt
handling routine
Notation:
PC: Program counter
CCR: Condition code register
I:
I bit of CCR
Figure 3-3 Flow up to Interrupt Acceptance
Rev. 3.00, 12/94, page 72 of 334
Pending
The following operations take place when an interrupt is raised.
1.
When an interrupt is raised by external interrupt pin input or by a peripheral module, an
interrupt request signal is sent to the interrupt controller.
2.
When the interrupt controller is sent an interrupt request signal, it sets the interrupt request
flag.
3.
Of the interrupts for which the corresponding interrupt enable flag is set to 1, that with the
highest priority is selected, while the others are masked. (See table 3-2.)
4.
The CCR I bit is referenced, and if it is cleared to 0, the highest priority interrupt request is
accepted. If the I bit is set to 1, the interrupt request is deferred.
5.
If an interrupt request is accepted, then after the presently executing instruction is completed,
PC and CCR contents are saved to the stack. The stack state in this case is as shown in figure
3-4. The PC value saved in the stack shows the address of the first instruction to be executed
upon return from the interrupt.
6.
The CCR I bit is set to 1, masking all other interrupts.
7.
A vector address is generated for the accepted interrupt, then the contents of that address are
read and sent to PC. When program execution resumes, it starts from this address indicated in
PC.
Note: No interrupt detection takes place immediately after completion of ORC, ANDC, XORC,
or LDC instructions.
Rev. 3.00, 12/94, page 73 of 334
SP – 4
SP (R7)
CCR
SP – 3
SP + 1
CCR*
SP – 2
SP + 2
PCH
SP – 1
SP + 3
PCL
SP (R7)
SP + 4
Even address
Stack area
Prior to start of interrupt
exception handling
Contents
saved to stack
After completion of interrupt
exception handling
Notation:
PCH: Upper 8 bits of program counter (PC)
PCL: Lower 8 bits of program counter (PC)
CCR: Condition code register
SP: Stack pointer
Notes: 1. PC shows the address of the first instruction to be executed upon
return from the interrupt.
2. Saving and restoring of register contents must always be done
in word size, and must start from an even-numbered address.
* Ignored on return from interrupt.
Figure 3-4 Stack State after Completion of Interrupt Exception Handling
Figure 3-5 shows a typical interrupt sequence.
Rev. 3.00, 12/94, page 74 of 334
Figure 3-5 Interrupt Sequence
Rev. 3.00, 12/94, page 75 of 334
Internal data bus
(16 bits)
Internal write signal
Internal read signal
Internal address bus
φ or φSUB
Interrupt
request signal
(4)
Instruction
prefetch
(3)
Internal
processing
(5)
(1)
Stack access
(6)
(7)
(9)
Vector fetch
(8)
Internal
processing
(10)
(9)
Prefetch
instruction of
interrupt-handling
routine
(1) Instruction prefetch address (Instruction is not executed. Address is saved as PC contents, becoming return address.)
(2)(4) Instruction code (not executed)
(3) Instruction prefetch address (Instruction is not executed.)
(5) SP – 2
(6) SP – 4
(7) CCR
(8) Vector address
(9) Starting address of interrupt-handling routine (contents of vector)
(10) First instruction of interrupt-handling routine
(2)
(1)
Interrupt level
decision and wait for
end of instruction
Interrupt is
accepted
3.2.7 Return from an Interrupt
After completion of interrupt handling, the handler routine ends by executing an RTE instruction,
to resume the original program from the point the interrupt. When RTE is executed, the values
saved in the stack are restored to CCR and PC as shown in figure 3-6. Instruction execution
resumes from the address indicated in PC.
(Processing of RTE instruction)
(Stack state)
Memory contents of address
indicated in SP are sent to CCR.
SP value +2
Memory contents of address
indicated in SP are sent to PC.
SP (R7)
CCR
SP – 4
CCR
SP + 1
CCR*
SP – 3
CCR*
SP + 2
PC H
SP + 3
PC L
Stack SP – 2
area
SP – 1
PC L
SP (R7)
SP + 4
SP value +2
PC H
Stack
area
CCR and PC
values restored
Before RTE instruction is executed
After RTE instruction is executed
Note: ∗ Ignored on return from interrupt.
Figure 3-6 Stack State When RTE Instruction is Executed
3.2.8 Interrupt Response Time
Table 3-4 shows the number of wait states after an interrupt request flag is set and until the first
instruction of the interrupt handler is executed.
Table 3-4 Interrupt Wait States
No.
Item
States
1
Waiting time for completion of executing instruction*
1 to 13
2
Saving of PC and CCR to stack
4
3
Vector fetch
2
4
Instruction fetch
4
5
Internal processing
4
Total
15 to 27
Note: * Not including EEPMOV instruction.
Rev. 3.00, 12/94, page 76 of 334
3.2.9 Valid Interrupts in Each Mode
Table 3-5 shows the valid interrupts in each mode. For details of the modes, see 3.3, System
Modes.
Table 3-5 Valid Interrupts in Each Mode
Mode
Interrupt
Active
Sleep
Standby
Watch
Subactive
IRQ0
❍
❍
❍
❍
❍
IRQ1
❍
❍
❍
×
×
IRQ2
❍
×
×
×
×
IRQ3
❍
×
×
×
×
IRQ4
❍
×
×
×
×
IRQ5
❍
×
×
×
×
Key scan
❍
×
×
×
×
Timer A overflow
❍
❍
×
❍
❍
Timer B overflow
❍
×
×
×
×
Timer C overflow
❍
×
×
×
×
Timer D overflow
❍
×
×
×
×
Timer E overflow
❍
×
×
×
×
Direct transfer
×
×
×
×
∆
SCI1 transfer complete, error
❍
×
×
×
×
SCI2 transfer complete, error
❍
×
×
×
×
A/D conversion complete
❍
×
×
×
×
Note: The above table does not include interrupts raised during a mode transition.
Notation:
❍:
When an interrupt request flag is set, interrupt exception handling is started if the CCR I bit = 0
and the interrupt enable bit = 1 for that interrupt. In sleep mode, standby mode, and watch
mode, mode transition takes place before the interrupt exception handler starts.
∆: When a SLEEP instruction is executed while the DTON bit = 1 and the LSON bit = 0, the
system goes to watch mode and the interrupt request flag is set in synchronization with the
subclock. When the interrupt request flag is set, if that interrupt enable flag = 1 and the CCR I
bit = 0, the system goes to active mode and the interrupt exception handler starts.
×: The interrupt request flag is not set, and no mode transition occurs.
Rev. 3.00, 12/94, page 77 of 334
3.2.10 Notes on Stack Area Use
When word data is accessed with the H8/300L Series, the least significant bit of the address is
read as 0. Access to the stack always takes place in word size, so the stack pointer (SP: R7)
should not indicate an odd address. To avoid this, use PUSH Rn (MOV.W Rn, @–SP) or POP Rn
(MOV.W @SP+, Rn) to save or restore register values.
Setting an odd address in SP may cause the CPU to misoperate. An example of this is shown in
figure 3-7.
PCH
SP
PCL
SP
R1L
H'FEFC
PCL
H'FEFD
H'FEFF
SP
BSR instruction
SP-set to H'FEFF
MOV.B R1L, @–R7
Stack accessed beyond SP
Contents of PCH are lost
Notation:
PCH: Upper byte of program counter
PCL: Lower byte of program counter
R1L: General register R1L
SP: Stack pointer
Figure 3-7 CPU Operation When Odd Address is Set in SP
Word access is also performed when the condition code register (CCR) is saved and restored by
the interrupt exception-handling sequence and RTE instruction. When CCR is saved, the CCR
value is saved in both the upper and lower bytes of the word data. When CCR is restored, it is
loaded with the value at the even address. The value at the odd address is ignored.
Rev. 3.00, 12/94, page 78 of 334
3.3 System Modes
The H8/300L CPU is equipped with power-down modes for minimizing power dissipation. These
and the other system modes are described below. There are five modes altogether, as follows.
•
Active mode
•
Sleep mode
•
Standby mode
•
Watch mode
•
Subactive mode
Low-power operation modes
Figure 3-8 shows the transitions among these modes.
SSBY = 1 and TMA3 = 1
and SLEEP instruction
SSBY = 0
and SLEEP
instruction
Active mode
LSON = 0 and IRQ0 ,
or LSON = 0 and
time base *
IRQ 0 or IRQ 1
or timer A
Sleep mode
Watch mode
IRQ 0 or IRQ 1
DTON = 0
LSON = 0 and and SLEEP
DTON = 1 and instruction
LSON = 1 and
SLEEP instruction
IRQ0, or LSON =
1 and time base*
SSBY = 1 and
TMA3 = 0 and
SLEEP
instruction
Subactive
mode
Standby mode
RES
RES
RES
RES
Reset
RES
Note: * Time base: Timer A interrupt during time-based operation running on subclock.
Figure 3-8 System Mode Transition Diagram
Rev. 3.00, 12/94, page 79 of 334
3.3.1 Active Mode
In active mode, the CPU executes programs in synchronization with the system clock.
3.3.2 Low-Power Operation Mode
The H8/300L CPU supports four low-power operation modes, sleep mode, standby mode, watch
mode, and subactive mode. These modes are described below.
Sleep mode:
Sleep mode is entered by executing a SLEEP instruction while the SSBY bit
in system control register 1 (SYSCR1) is cleared to 0. As soon as the SLEEP
instruction has been executed, the CPU and on-chip peripheral modules halt
operation. The contents of the internal registers of the CPU and on-chip
peripheral modules, as well as the RAM contents, are retained.
Standby mode:
Standby mode is entered by executing a SLEEP instruction while the SSBY
bit in system control register 1 (SYSCR1) is set to 1 and timer mode register
A (TMA) bit TMA3 = 0. In this mode, the CPU, system clock, and on-chip
peripheral modules halt all operations. Output from the on-chip peripheral
modules is reset; but as long as a minimum required voltage is applied, the
contents of the internal registers of the CPU and on-chip peripheral modules,
as well as the RAM contents, are retained. Standard I/O ports go to high
impedance state, and high-voltage ports go to PMOS buffer off state.
Watch mode:
Watch mode is entered by executing a SLEEP instruction while the SSBY bit
in system control register 1 (SYSCR1) is set to 1 and timer mode register A
(TMA) bit TMA3 = 1. In this mode, the CPU, system clock, and on-chip
peripheral modules (except for the time base of Timer A) halt all operations.
Output from the on-chip peripheral modules is reset; but as long as a
minimum required voltage is applied, the contents of the internal registers of
the CPU and on-chip peripheral modules, as well as the RAM contents, are
retained. Standard I/O ports go to high impedance state, and high-voltage
ports go to PMOS buffer off state.
Subactive mode:
Subactive mode is entered when a time base or IRQ0 interrupt request is
accepted in watch mode while the LSON bit in system control register 1
(SYSCR1) is set to 1. In this mode the CPU operates in synchronization with
the subclock. On-chip peripheral modules other than Timer A halt operation.
Output from the on-chip peripheral modules is reset; but as long as a
minimum required voltage is applied, the contents of the internal registers of
the on-chip peripheral modules are retained. Standard I/O ports go to high
impedance state, and high-voltage ports go to PMOS buffer off state.
Rev. 3.00, 12/94, page 80 of 334
Table 3-6 shows the internal states in each mode.
Table 3-6 Internal States in Operation Modes
Function
Active
System clock
Subclock
CPU operation
Watch
Subactive
Functions Functions Halted
Halted
Halted
Functions Functions Functions
Functions
Functions
Instruction
Functions Halted
Halted
Halted
Functions
RAM
Functions Retained
Retained
Retained
Functions
Register
Functions Retained
Retained
Retained
Functions
I/O
Functions Retained
Retained*1 Retained*1 Functions*1, *2
Peripheral module IRQ0
interrupts
IRQ1
Sleep
Standby
Functions Functions Functions
Functions
Functions
Functions Functions Functions
Retained
Retained
Retained
Retained
IRQ2 to IRQ5 Functions Retained
Retained
Timer A
Functions Functions Retained
Functions*3 Functions*3
Timer B
Functions Retained
Retained
Retained
Retained
Timer C
Functions Retained
Retained
Retained
Retained
Timer D
Functions Retained
Retained
Retained
Retained
Timer E
Functions Retained
Retained
Retained
Retained
SCI1, SCI2
Functions Retained
Retained
Retained
Retained
VFD
Functions Retained
(output is
reset)
Retained
(output is
reset)
Retained
(output is
reset)
Retained
(output is
reset)
PWM
Functions Retained
(output is
reset)
Retained
(output is
reset)
Retained
(output is
reset)
Retained
(output is
reset)
A/D
Functions Retained
Retained
Retained
Retained
Notes: 1. Register contents retained; output high-impedance.
2. Input (read) functions.
3. Functions when the time base function is selected.
Rev. 3.00, 12/94, page 81 of 334
1.
Sleep mode
Operation in sleep mode is described below.
•
Transition to sleep mode
The system goes from active mode to sleep mode when a SLEEP instruction is executed while
the SSBY bit in system control register 1 (SYSCR1) is cleared to 0. In this mode CPU
operation is halted but the register, RAM, and port contents are retained. The clock pulse
generator operates, as do external interrupts (IRQ1 and IRQ0) and timer A.
•
Clearing sleep mode
Sleep mode is cleared by an interrupt (IRQ1, IRQ0, or timer A) or by input at the RES pin.
— Clearing by interrupt (IRQ1, IRQ0, or timer A)
When IRQ1, IRQ0, or timer A interrupt request is raised, sleep mode is cleared and an
interrupt exception handler starts processing. When the I bit in the condition code register
(CCR) is set to 1 or the particular interrupt is masked by the interrupt enable register, sleep
mode is not cleared.
Before transition to sleep mode, other interrupts should be disabled.
— Clearing by RES pin
When the RES pin goes to low level, the CPU goes to reset state and sleep mode is cleared.
2.
Standby mode
Operation in standby mode is described below.
•
Transition to standby mode
The system goes from active mode to standby mode when a SLEEP instruction is executed
while the SSBY bit in system control register 1 (SYSCR1) is set to 1 and bit TMA3 in timer
mode register A (TMA) is cleared to 0. In standby mode the clock pulse generator stops, so
the CPU and on-chip peripheral modules stop functioning. As long as a minimum required
voltage is applied, the CPU register contents and data in the on-chip RAM will be retained.
Standard I/O ports go to high impedance state, and high-voltage ports go to PMOS buffer off
state.
Rev. 3.00, 12/94, page 82 of 334
•
Clearing standby mode
Standby mode is cleared by an external interrupt (IRQ1, IRQ0) or by input at the RES pin.
— Clearing by interrupt (IRQ1, IRQ0)
When an IRQ1, IRQ0 interrupt signal is input, the clock pulse generator starts. After the
time set in bits STS2–STS0 in system control register 1 (SYSCR1) has elapsed, a stable
clock signal is supplied to the LSI as a whole, standby mode is cleared, and the interrupt
exception handler starts processing. Before the system goes to standby mode, other
interrupts should be disabled. When the I bit in the condition code register (CCR) is set to
1 or the particular interrupt is masked by the interrupt enable register, standby mode is not
cleared.
— Clearing by RES pin
When the RES pin goes to low level, the clock pulse generator starts and standby mode is
cleared. After the time for stabilizing of pulse generator output has elapsed, when the RES
pin is switched to high level the CPU starts processing the exception handler.
Since clock signals are supplied to the entire LSI at the same time as the clock pulse
generator starts functioning, the RES pin should be kept at low level until the pulse
generator output stabilizes.
3.
Watch mode
Operation in watch mode is described below.
•
Transition to watch mode
The system goes from active mode to watch mode when a SLEEP instruction is executed
while the SSBY bit in system control register 1 (SYSCR1) is set to 1 and bit TMA3 in timer
mode register A (TMA) is set to 1. From subactive mode, watch mode is entered when a
SLEEP instruction is executed while the DTON bit in system control register 2 (SYSCR2) is
cleared to 0.
In watch mode, operation of the system clock pulse generator and of on-chip peripheral
modules (except timer A time base) is halted. Output from the on-chip peripheral modules is
reset; but as long as a minimum required voltage is applied, the contents of the internal
registers of the CPU and on-chip peripheral modules, and the on-chip RAM contents, are
retained.
Rev. 3.00, 12/94, page 83 of 334
•
Clearing watch mode
Watch mode is cleared by timer A clock function interrupt (time base), by an IRQ0 interrupt,
or by input at the RES pin.
— Clearing by timer A time base interrupt or IRQ0 interrupt
When timer A overflow occurs or an IRQ0 interrupt signal is input, if the LSON bit in
system control register 1 (SYSCR1) is cleared to 0, the clock pulse generator starts. After
the time set in bits STS2–STS0 in system control register 1 (SYSCR1) has elapsed, a
stable clock signal is supplied to the LSI as a whole, watch mode is cleared, and the
interrupt exception handler starts processing. If LSON = 1, the system goes to subactive
mode.
In watch mode, the clock signal is divided into a subclock (φSUB), which is supplied to
timer A. Timer A then switches to time base operation.
Before the system goes to watch mode, other external interrupts should be disabled. When
the I bit in the condition code register (CCR) is set to 1 or the particular interrupt is
masked by the interrupt enable register, watch mode is not cleared.
— Clearing by RES pin
When the RES pin goes to low level, the clock pulse generator starts and watch mode is
cleared. After the time for stabilizing of pulse generator output has elapsed, when the RES
pin is switched to high level the CPU starts processing the exception handler.
Since clock signals are supplied to the entire LSI at the same time as the clock pulse
generator starts functioning, the RES pin should be kept at low level until the pulse
generator output stabilizes.
4.
Subactive mode
Operation in subactive mode is described below.
•
Transition to subactive mode
Subactive mode is entered from watch mode when the LSON bit in system control register 1
(SYSCR1) is set to 1 at the time of a timer A time base interrupt or IRQ0 interrupt request.
In subactive mode, the CPU operates in synchronization with the subclock (φSUB). The onchip peripheral modules (except for timer A time base) halt operation. Output from the onchip peripheral modules is reset; but as long as a minimum required voltage is applied, the
contents of the internal registers of the on-chip peripheral modules are retained. Standard I/O
ports go to high impedance state, and high-voltage ports go to PMOS buffer off state.
Rev. 3.00, 12/94, page 84 of 334
•
Clearing subactive mode
Subactive mode is cleared by a SLEEP instruction or by input at the RES pin.
— Clearing by SLEEP instruction
When a SLEEP instruction is executed in subactive mode, the subactive mode is cleared.
If the DTON bit of system control register 2 (SYSCR2) is cleared to 0 at the time the
SLEEP instruction is executed, the system goes to watch mode. If DTON = 1 and
LSON = 0, then when a direct transfer interrupt request is raised the clock pulse generator
starts operation. After the time set in bits STS2–STS0 in system control register 1
(SYSCR1) has elapsed, a stable clock signal is supplied to the LSI as a whole, and the
system goes to active mode.
Before the system goes to active mode, other interrupts should be disabled. When the I bit
in the condition code register (CCR) is set to 1 or the direct transfer interrupt is masked in
the interrupt enable register, direct transfer from subactive mode to active mode does not
take place.
— Clearing by RES pin
When the RES pin goes to low level, the clock pulse generator starts and subactive mode is
cleared. After the time for stabilizing of pulse generator output has elapsed, when the RES
pin is switched to high level the CPU starts processing the exception handler.
Since clock signals are supplied to the entire LSI at the same time as the clock pulse
generator starts functioning, the RES pin should be kept at low level until the pulse
generator output stabilizes.
Rev. 3.00, 12/94, page 85 of 334
3.3.3 Application Notes
1.
In order to ensure sufficient time for the clock pulse generator to reach stable operation after
clearing of standby mode or watch mode, or after direct transfer from subactive to active
mode, bits STS2–STS0 in system control register 1 (SYSCR1) should be set as follows.
•
When a ceramic oscillator is used
Set bits STS2–STS0 for a waiting time of at least 10 ms (see figure 3-9). For details, see
3.4.1, System Control Register 1 (SYSCR1).
•
When an external clock is used
Any values may be set. Normally the minimum time (STS2 = STS1 = STS0 = 0) should be
set.
Oscillator wave
V
t
Waiting time ≥10 ms
Oscillator stabilization time tr
Power on
or standby
cleared
Figure 3-9 Waiting time
2.
Transition from subactive mode to active mode should be made when the LSON bit in
SYSCR1 is cleared to 0 and the DTON bit in system control register 2 (SYSCR2) is set to 1.
Direct transfer is not possible when LSON bit = 1.
Rev. 3.00, 12/94, page 86 of 334
3.4 System Control Registers
Table 3-7 shows how the system control registers (SYSCR1 and SYSCR2) are configured.
These two registers are used to control the power-down modes.
Table 3-7 Register Configuration
Name
Abbreviation
R/W
Initial Value
Address
System control register 1
SYSCR1
R/W
H'00
H'FFF0
System control register 2
SYSCR2
R/W
H'F4
H'FFF1
3.4.1 System Control Register 1 (SYSCR1)
Bit
Initial value
Read/Write
7
6
5
4
3
2
1
0
SSBY
STS2
STS1
STS0
LSON
—
—
—
0
R/W *
0
0
0
0
0
0
0
R/W
R/W
R/W
R/W
R/W
—
—
Note: * Write is enabled only in active mode.
SYSCR1 is an 8-bit read/write register for control of power-down modes.
Bit 7: Standby (SSBY)
This bit designates transition to standby mode.
When standby mode is cleared by an external interrupt and the system goes to active mode, this
bit remains set to 1. It must be cleared by writing a 0. Writing is possible only in active mode.
Bit 7
SSBY
Explanation
0
When a SLEEP instruction is executed transition from active mode to
sleep mode occures.
(initial value)
1
When a SLEEP instruction is executed transition from active mode to standby mode or
watch mode occures.
Rev. 3.00, 12/94, page 87 of 334
Bits 6 to 4: Standby timer select 2 to 0 (STS2 to STS0)
When a mode in which the system clock is stopped (standby, watch, or subactive mode) is cleared,
the time the system waits for stable clock operation is set in these bits. Designation should be
made as per the table below, based on the operating frequency, for a wait time of at least 10 ms.
Bit 6
STS2
Bit 5
STS1
Bit 4
STS0
Explanation
0
0
0
Wait time = 8,192
0
0
1
Wait time = 16,384 states.
0
1
0
Wait time = 32,768 states.
0
1
1
Wait time = 65,536 states.
1
*
*
Wait time = 131,072 states.
states. (initial value)
Note: * Don’t care.
Bit 3: Low speed on flag (LSON)
This bit chooses the system clock (φ) or subclock (φSUB) as the CPU operating clock when watch
mode is cleared. Since this relates to the transitions between operation modes, functioning is
based on the combination of other control bits and interrupt input.
Bit 3
LSON
Explanation
0
The CPU operates on the system clock (φ).
1
The CPU operates on the subclock (φSUB).
(initial value)
Bit 2: Reserved bit
This bit is reserved. Both read and write are possible.
Bits 1 and 0: Reserved bits
These bits are reserved; they are always read as 0, and cannot be modified.
Rev. 3.00, 12/94, page 88 of 334
3.4.2 System Control Register 2 (SYSCR2)
Bit
7
6
5
4
3
2
1
0
—
—
—
—
DTON
—
—
—
Initial value
1
1
1
1
0
1
0
0
Read/Write
—
—
—
—
W*
—
R/W
R/W
Note: * Write is enabled only in subactive mode.
SYSCR2 is an 8-bit read/write register for control of direct transfer from subactive mode to active
mode.
Bits 7 to 4: Reserved bits
These bits are reserved; they are always read as 1, and cannot be modified.
Bit 3: Direct transfer on flag (DTON)
This bit designates whether transition is made to active mode or to watch mode when a SLEEP
instruction is executed in subactive mode. When transfer to active mode is designated, the
transition takes place via watch mode to allow time for the clock pulse generator to achieve stable
operation.
Bit 3
DTON
Explanation
0
When a SLEEP instruction is executed in subactive mode, the system
goes to watch mode.
(initial value)
1
When a SLEEP instruction is executed in subactive mode while the LSON bit in system
control register 1 (SYSCR1) is cleared to 0, a direct transfer interrupt request is raised,
the system goes to active mode via watch mode, and the interrupt exception handler is
processed.
Bit 2: Reserved bit
This bit is reserved; it is always reads as 1, and cannot be modified.
Bits 1 and 0: Reserved bits
These bits are reserved. Both read and write are possible.
Rev. 3.00, 12/94, page 89 of 334
Rev. 3.00, 12/94, page 90 of 334
Section 4 ROM
4.1 Overview
The H8/3724 and H8/3754 Series LSIs are equipped with a mask ROM or electrically
programmable ROM (PROM) on chip. ROM capacity is 24 kbytes for the H8/3723 and H8/3753,
32 kbytes for the H8/3724 and H8/3754, 40 kbytes for the H8/3725, and 48 kbytes for the
H8/3726. The ROM is connected to the CPU by means of a 16-bit data bus, allowing high-speed
2-state access for both byte data and word data. The H8/3724ZTAT™ version has a 32-kbyte
PROM, and the H8/3726ZTAT™ version has a 48-kbyte PROM.
4.1.1 Block Diagram
Figure 4-1 gives a block diagram of the on-chip ROM.
Internal data bus (upper 8 bits)
Internal data bus (lower 8 bits)
H'0000
H'0002
H'0001
H'0003
*
Even-numbered
addresses
*
Odd-numbered
addresses
Note: * The last address differs as follows depending on the ROM size.
Even-Numbered Address
Odd-Numbered Address
H8/3723
H8/3753
H'5FFE
H'5FFF
H8/3724
H8/3754
H'7DFE
H'7DFF
H8/3725
H'9FFE
H'9FFF
H8/3726
H'BFFE
H'BFFF
Figure 4-1 ROM Block Diagram
Rev. 3.00, 12/94, page 91 of 334
4.2 PROM Mode
4.2.1 Setting to PROM Mode
If the on-chip ROM is a PROM, setting the chip to PROM mode stops operation as a
microcontroller and allows the PROM to be programmed in the same way as an ordinary EPROM.
The H8/3724ZTAT™ is programmed in the same way as the HN27C256H EPROM, while the
H8/3726ZTAT™ is programmed like the HN27C101. Table 4-1 shows how to set the chip to
PROM mode.
Table 4-1 Setting to PROM Mode
Pin Name
Setting
Test pin TEST
High level
Mode pin MD0 (P40/FS16)
Low level
Mode pin MD1 (P41/FS17)
Mode pin MD2 (P17/Vdisp)
High level
4.2.2 Socket Adapter Pin Arrangement and Memory Map
A standard PROM programmer is used to program the PROM, along with a socket adapter for
conversion to 28 or 32 pins as shown in table 4-2.
Figure 4-2 shows pin correspondence of the socket adapter. The memory map is shown in
figure 4-3.
Table 4-2 Socket Adapter
Product
Package
Socket Adapter
H8/3724ZTAT™
80-pin (FP-80A)
HS3724ESH01H
80-pin (FP-80B)
HS3724ESF01H
80-pin (FP-80A)
HS3726ESH01H
80-pin (FP-80B)
HS3726ESF01H
H8/3726ZTAT™
Rev. 3.00, 12/94, page 92 of 334
H8/3724ZTAT™
FP-80A
10
64
65
66
67
68
69
70
71
30
31
32
33
34
35
36
37
47
17
49
50
51
52
53
54
48
26
27
38
28
29
55, 74
7, 3
4, 6
8
FP-80B
12
66
67
68
69
70
71
72
73
32
33
34
35
36
37
38
39
49
19
51
52
53
54
55
56
50
28
29
40
30
31
57, 76
9, 5
6, 8
10
EPROM Socket
Pin
RES
P90
P91
P92
P93
P94
P95
P96
P97
P50
P51
P52
P53
P54
P55
P56
P57
P70
P16
P72
P73
P74
P75
P76
P77
P71
P43
P42
P17
P41
P40
VCC, AVCC
VSS, AVSS
TEST, X1
OSC1
Pin
VPP
EO0
EO1
EO2
EO3
EO4
EO5
EO6
EO7
EA0
EA1
EA2
EA3
EA4
EA5
EA6
EA7
EA8
EA9
EA10
EA11
EA12
EA13
EA14
CE
OE
VCC
VCC
VCC
VSS
VSS
VCC
VSS
VCC
VSS
HN27C256H
1
11
12
13
15
16
17
18
19
10
9
8
7
6
5
4
3
25
24
21
23
2
26
27
20
22
28
28
28
14
14
28
14
28
16
Note: Pins not indicated above should be left open.
Figure 4-2 Socket Adapter Pin Correspondence (1)
Rev. 3.00, 12/94, page 93 of 334
H8/3726ZTAT™
FP-80A
10
64
65
66
67
68
69
70
71
30
31
32
33
34
35
36
37
47
17
49
50
51
52
53
23
22
24
54
48
26
27
38
28
29
55, 74
7, 3
4, 6
8
FP-80B
12
66
67
68
69
70
71
72
73
32
33
34
35
36
37
38
39
49
19
51
52
53
54
55
25
24
26
56
50
28
29
40
30
31
57, 76
9, 5
6, 8
10
EPROM Socket
Pin
RES
P90
P91
P92
P93
P94
P95
P96
P97
P50
P51
P52
P53
P54
P55
P56
P57
P70
P16
P72
P73
P74
P75
P76
P46
P47
P45
P77
P71
P43
P42
P17
P41
P40
VCC, AVCC
VSS, AVSS
TEST, X1
OSC1
Pin
VPP
EO0
EO1
EO2
EO3
EO4
EO5
EO6
EO7
EA0
EA1
EA2
EA3
EA4
EA5
EA6
EA7
EA8
EA9
EA10
EA11
EA12
EA13
EA14
EA15
EA16
PGM
CE
OE
VCC
VCC
VCC
VSS
VSS
VCC
VSS
VCC
VSS
Note: Pins not indicated above should be left open.
Figure 4-2 Socket Adapter Pin Correspondence (2)
Rev. 3.00, 12/94, page 94 of 334
HN27C101
1
13
14
15
17
18
19
20
21
12
11
10
9
8
7
6
5
27
26
23
25
4
28
29
3
2
31
22
24
32
32
32
16
16
32
16
32
16
Address in
MCU mode
Address in
PROM mode
H'0000
H'0000
H'5FFF
H'5FFF
H'7DFF
H'7DFF
(1) H8/3724 Memory Map
Address in
MCU mode
Address in
PROM mode
H'0000
H'0000
H'5FFF
H'5FFF
H'7DFF
H'7DFF
H'9FFF
H'9FFF
H'BFFF
H'BFFF
(2) H8/3726 Memory Map
Figure 4-3 Memory Map in PROM Mode
Rev. 3.00, 12/94, page 95 of 334
4.3 H8/3724ZTAT Programming
The write, verify, and other sub-modes of PROM mode are selected as shown in table 4-3.
Table 4-3 Sub-Mode Selection in PROM Mode (H8/3724ZTAT)
Pin
Mode
CE
OE
VPP
VCC
EO7 to EO0
EA14 to EA0
Write
L
H
VPP
VCC
Data input
Address input
Verify
H
L
VPP
VCC
Data output
Address input
Programming disabled
H
H
VPP
VCC
High impedance
Address input
Notation:
L:
Low level
H:
High level
VPP: VPP level
VCC: VCC level
The specifications for writing and reading the on-chip PROM are identical to those for the
HN27C256H standard EPROM.
4.3.1 Writing and Verifying
An efficient, high-speed programming method is provided for writing and verifying the PROM
data. This method achieves high speed without any increase in voltage stress on the device and
without lowering the reliability of written data. H'FF data is written in unused address areas.
The basic flow of this high-speed programming method is shown in figure 4-4. Table 4-4 and
table 4-5 give the electrical characteristics in programming mode, while the timing chart is given
in figure 4-5.
Rev. 3.00, 12/94, page 96 of 334
Start
Select write or verify mode
VCC = 6.0 V ± 0.25 V, VPP = 12.5 V ± 0.3 V
Address = 0
n=0
n + 1→ n
Yes
No
Write with t PW = 1 ms ±5%
n < 25
No Go
Address + 1 → address
Verify
Go
Write with t OPW = 3n ms
Last address?
No
Yes
Select read mode
VCC = 5.0 V ± 0.5 V, VPP = VCC ± 0.6 V
Error
No Go
Read all
addresses
Go
End
Figure 4-4 High-Speed Programming Flowchart (H8/3724)
Rev. 3.00, 12/94, page 97 of 334
Table 4-4 DC Characteristics (H8/3724)
(Conditions: VCC = 6.0 V ±0.25 V, VPP = 12.5 V ±0.3 V, VSS = 0 V, Ta = 25°C ±5°C)
Item
Symbol Min
Typ Max
Test
Unit Conditions
Input highlevel voltage
EA14 to EA0, OE, CE
VIH
2.4
—
VCC + 0.3 V
Input lowlevel voltage
EA14 to EA0, OE, CE
VIL
–0.3
—
0.8
V
Output highlevel voltage
EO7 to EO0
VOH
2.4
—
—
V
IOH = –200 µA
Output lowlevel voltage
EO7 to EO0
VOL
—
—
0.45
V
IOL = 1.6 mA
Input leakage EO7 to EO0, EA14 to EA0, |ILI|
current
OE, CE
—
—
2
µA
VIN =
5.25 V/0.5 V
VCC current
ICC
—
—
40
mA
VPP current
IPP
—
—
40
mA
Table 4-5 AC Characteristics (H8/3724)
(Conditions: VCC = 6.0 V ±0.25 V, VPP = 12.5 V ±0.3 V, Ta = 25°C ±5°C)
Item
Symbol
Min
Typ
Max
Unit
Test Conditions
Address setup time
tAS
2
—
—
µs
Figure 4-5*
OE setup time
tOES
2
—
—
µs
Data setup time
tDS
2
—
—
µs
Address hold time
tAH
0
—
—
µs
Data hold time
tDH
2
—
—
µs
Data output disable time
tDF
0
—
130
ns
VPP setup time
tVPS
2
—
—
µs
Programming pulse width
tPW
0.95
1.0
1.05
ms
CE pulse width for overwrite
programming
tOPW
2.85
—
78.75
ms
VCC setup time
tVCS
2
—
—
µs
Data output delay time
tOE
0
—
500
ns
Notes: * Input pulse level: 0.8 to 2.2 V
Input rise time/fall time ≤ 20 ns
Timing reference levels Input: 1.0 V, 2.0 V
Output: 0.8 V, 2.0 V
Rev. 3.00, 12/94, page 98 of 334
Write
Verify
Address
t AS
Data
t AH
Input data
t DS
VPP
VCC
Output data
t DH
t DF
VPP
VCC
t VPS
VCC
GND
t VCS
CE
t PW
OE
t OES
t OE
t OPW
Figure 4-5 PROM Write/Verify Timing (H8/3724)
4.3.2 Precautions When Writing
1.
Use the specified voltage and timing for writing.
The programming voltage in PROM mode (VPP) is 12.5 V. Use of a higher voltage than this
can permanently damage the LSI. Be especially careful with respect to PROM programmer
overshoot.
Setting the PROM programmer to Hitachi specifications for the HN27C256H specifications
will result in a correct VPP of 12.5 V.
2.
Make sure the index marks on the PROM programmer socket, socket adapter, and the LSI
pins are properly aligned so as to avoid excessive current flow to the LSI. Before writing, be
sure the LSI is properly mounted in the socket adapter and PROM programmer.
3.
Avoid touching the socket adapter or LSI during programming. A contact fault may occur,
resulting in write error.
Rev. 3.00, 12/94, page 99 of 334
4.4 H8/3726ZTAT Programming
The write, verify, and other sub-modes of PROM mode are selected as shown in table 4-6.
Table 4-6 Sub-Mode Selection in PROM Mode (H8/3726ZTAT)
Pin
Mode
CE
OE
PGM
VPP
VCC
O7 to O0
A16 to A0
Write
L
H
L
VPP
VCC
Data input
Address input
Verify
L
L
H
VPP
VCC
Data output
Address input
Programming
disabled
L
L
L
VPP
VCC
High impedance
Address input
L
H
H
H
L
L
H
H
H
Notation:
L:
Low level
H:
High level
VPP: VPP level
VCC: VCC level
The specifications for writing and reading the on-chip PROM are identical to those for the
HN27C101 standard EPROM. Do not set to page programming mode, however, since this mode
is not supported.
4.4.1 Writing and Verifying
An efficient, high-performance programming method is provided for writing and verifying the
PROM data. This method achieves high speed without any increase in voltage stress on the device
and without lowering the reliability of written data. H'FF data is written in unused address areas.
Figure 4-6 shows the basic flow of this high-performance programming method. Table 4-7 and
table 4-8 give the electrical characteristics in programming mode, while the timing chart is given
in figure 4-7.
Rev. 3.00, 12/94, page 100 of 334
Start
Select write or verify mode
VCC = 6.0 V ± 0.25 V, VPP = 12.5 V ± 0.3 V
Address = 0
n=0
n + 1→ n
Yes
No
Write tPW = 0.2 ms ±5%
n < 25
No
Address + 1 → address
Verify
Go
Write t OPW = 0.2n ms
Last address?
No
Yes
Select read mode
VCC = 5.0 V ± 0.5 V, VPP = VCC ± 0.6 V
Error
No
Read all
addresses
Go
End
Figure 4-6 High-Speed Programming Flowchart (H8/3726)
Rev. 3.00, 12/94, page 101 of 334
(Provisional specifications)
Table 4-7 DC Characteristics (H8/3726)
(Conditions: VCC = 6.0 V ±0.25 V, VPP = 12.5 V ±0.3 V, VSS = 0 V, Ta = 25°C ±5°C)
Item
Symbol
Input high-level EO7 to EOo, EA16 to VIH
voltage
EA0, OE, CE, PGM
Min Typ
Max
2.4
VCC + 0.3 V
—
Unit
Test Conditions
Input low-level
voltage
EO7 to EOo, EA16 to VIL
EA0, OE, CE, PGM
–0.3 —
0.8
V
Output highlevel voltage
EO7 to EO0
VOH
2.4
—
—
V
IOH = –200 µA
Output lowlevel voltage
EO7 to EO0
VOL
—
—
0.45
V
IOL = 1.6 mA
Input leakage
current
EO7 to EOo, EA16 to ILI
EA0, OE, CE, PGM
—
—
2
µA
Vin = 5.25 V/0.5 V
VCC current
ICC
—
—
40
mA
VPP current
IPP
—
—
40
mA
Table 4-8 AC Characteristics (H8/3726)
(Conditions: VCC = 6.0 V ±0.25 V, VPP = 12.5 V ±0.3 V, Ta = 25°C ±5°C)
Item
Symbol
Min
Typ
Max
Unit
Test Conditions
Address setup time
tAS
2
—
—
µs
See figure 4-7*
OE setup time
tOES
2
—
—
µs
Data setup time
tDS
2
—
—
µs
Address hold time
tAH
0
—
—
µs
Data hold time
tDH
2
—
—
µs
Data output disable time
tDF
0
—
130
ns
VPP setup time
tVPS
2
—
—
µs
Programming pulse width
tPW
0.19
0.20
0.21
ms
OE pulse width for overwrite
programming
tOPW
0.19
—
5.25
ms
VCC setup time
tVCS
2
—
—
µs
CE setup time
tCES
2
—
—
µs
Data output delay time
tOE
0
—
150
ns
Note: Input pulse level: 0.8 V to 2.2 V
Input rise/fall time ≤ 20 ns
Timing reference levels
Input: 1.0 V, 2.0 V
Output: 0.8 V, 2.0 V
Rev. 3.00, 12/94, page 102 of 334
Write
Verify
Address
t AS
t AH
Input data
Data
t DS
VPP
VCC
Output data
t DH
t DF
VPP
VCC
t VPS
VCC +1
VCC
t VCS
CE
t CES
PGM
t PW
t OES
t OE
OE
Figure 4-7 PROM Write and Verify Timing (H8/3726)
4.4.2 Precautions When Writing
1.
Use the specified voltage and timing for writing.
The programming voltage in PROM mode (VPP) is 12.5 V. Use of a higher voltage than this
can permanently damage the LSI. Be especially careful with respect to PROM programmer
overshoot.
Setting the PROM programmer to Hitachi specifications for the HN27C101 will result in a
correct VPP of 12.5 V.
2.
Make sure the index marks on the PROM programmer socket, socket adapter, and the LSI
pins are properly aligned so as to avoid excessive current flow to the LSI. Before writing, be
sure the LSI is properly mounted in the socket adapter and PROM programmer.
Rev. 3.00, 12/94, page 103 of 334
3.
Avoid touching the socket adapter or LSI during programming. A contact fault may occur,
resulting in write error.
4.
Do not set page programming mode, since this mode is not supported.
5.
H8/3726 has a PROM size of 48 kbytes. When programming, write H'FF to addresses
H'C000 to H'1FFFF.
4.5 Reliability of Written Data
An effective way to assure the data holding characteristics of the programmed chips is to bake
them at 150˚C, then screen them for data errors. This procedure quickly eliminates chips with
PROM memory cells prone to early failure.
Figure 4-8 shows a flowchart of this screening procedure.
Write program and verify written data
Bake chips with power off
150°C ± 10°C, 48 Hr
+8 Hr *
–0 Hr
Read and check program
V CC = 4.5 V, 5.5 V
Install
Note: * Baking time is measured from when the oven reaches 150°C.
Figure 4-8 Recommended Screening Procedure
If write errors occur repeatedly while the same PROM programmer is being used, stop the
programming and check for problems in the PROM programmer and socket adapter, etc.
In case problems appear in checking the program after writing and screening, please contact your
Hitachi representative.
Rev. 3.00, 12/94, page 104 of 334
Section 5 RAM
5.1 Overview
The H8/3724 and H8/3754 Series LSIs are equipped with a high-speed static RAM on chip. RAM
capacity is 384 bytes for the H8/3723, 512 bytes for the H8/3724, 640 bytes for the H8/3725, and
1,024 bytes for the H8/3726, H8/3753, and H8/3754.
5.1.1 Block Diagram
Figure 5-1 gives a block diagram of the on-chip RAM.
Internal data bus (upper 8 bits)
Internal data bus (lower 8 bits)
*
*
H'FE7C
H'FE7E
H'FE7D
H'FE7F
Odd-numbered
addresses
Even-numbered
addresses
Note: * The first address differs as follows depending on the RAM size.
Even-Numbered Address
Odd-Numbered Address
H8/3723
H'FE00
H'FE01
H8/3724
H'FD80
H'FD81
H8/3725
H'FD00
H'FD01
H8/3726
H8/3753
H8/3754
H'FB80
H'FB81
Figure 5-1 RAM Block Diagram
Rev. 3.00, 12/94, page 105 of 334
5.1.2 Display RAM Area
The H8/3724 and H8/3754 Series assigns RAM addresses H'FEC0 to H'FEFF for use as a display
RAM for a VFD controller/driver. If no VFD controller/driver is used, this area is available as an
ordinary RAM.
Rev. 3.00, 12/94, page 106 of 334
Section 6 Clock Pulse Generators
6.1 Overview
Clock oscillator circuitry (CPG: Clock Pulse Generator) is provided on chip. These circuits
consist of a system clock pulse generator and a subclock pulse generator. The system clock pulse
generator consists of a system clock oscillator, system clock divider, and prescaler S for use by
on-chip peripheral modules. The subclock pulse generator consists of a subclock oscillator,
subclock divider, and prescaler W for time-base use.
6.1.1 Block Diagram
Figure 6-1 gives a block diagram of the clock pulse generators.
System clock pulse generator
Prescaler S
OSC1
OSC2
System clock
oscillator
f OSC
System clock
divider
(1/2)
φ
Prescaler W
X1
X2
Subclock
oscillator
fX
φ /2 to φ /8192
Subclock
divider
(1/8)
φ SUB /32
φ SUB
Subclock pulse generator
Figure 6-1 Block Diagram of Clock Pulse Generators
Rev. 3.00, 12/94, page 107 of 334
6.2 System Clock Generator
A clock pulse signal is supplied to the system clock divider either by connecting to a crystal or
ceramic oscillator, or by connecting to an external clock input.
1.
Connecting to a crystal oscillator
•
Circuit configuration
Figure 6-2 shows a typical method for connecting to a crystal oscillator.
C1
OSC 1
OSC 2
Rf
C2
Rf = 1 MΩ ±20%
C1 = C 2 = 12 pF ±20%
Figure 6-2 Typical Connection to Crystal Oscillator
•
Crystal oscillator
Figure 6-3 shows the equivalent circuit of a crystal oscillator. An oscillator having the
characteristics given in table 6-1 should be used.
CL
L
RS
OSC 1
OSC 2
C0
Figure 6-3 Equivalent Circuit of Crystal Oscillator
Table 6-1 Crystal Oscillator Parameters
Frequency (MHz)
2
4
8
Rs max (Ω)
500
100
50
Co max (pF)
7
7
7
Rev. 3.00, 12/94, page 108 of 334
2.
Connecting to a ceramic oscillator
•
Circuit configuration
Figure 6-4 shows a typical method for connecting to a ceramic oscillator.
OSC 1
C1
Ceramic
oscillator
Rf
OSC 2
C2
R f : 1 MΩ ±20%
C 1 : 30 pF ±20%
C 2 : 30 pF ±20%
Figure 6-4 Typical Connection to a Ceramic Oscillator
3.
Notes on board design
When generating a clock pulse by connecting the LSI to a crystal or ceramic oscillator, pay
careful attention to the following points.
Avoid running signal lines close to the oscillator circuit, since the oscillator may be adversely
affected by induction currents. (See figure 6-5.)
The board should be designed so that the oscillator and load capacitors are located as close as
possible to pins OSC1 and OSC2.
Rev. 3.00, 12/94, page 109 of 334
To be avoided
Signal A Signal B
H8/3724 Series
C2
OSC 1
OSC 2
C1
Figure 6-5 Board Design of Oscillator Circuit
4.
External clock input
•
Circuit configuration
When an external clock is used, it is input at pin OSC1. Pin OSC2 should be left open.
Figure 6-6 shows a typical connection.
OSC 1
OSC 2
External clock input
Open
Figure 6-6 External Clock Input (example)
•
External clock
Frequency
Twice clock frequency (φ)
Duty
45% to 55%
Rev. 3.00, 12/94, page 110 of 334
6.3 Subclock Generator
1.
Connecting to 32.768 kHz crystal oscillator
A clock pulse signal is supplied to the subclock divider by connecting to a 32.768 kHz crystal
oscillator, as shown in figure 6-7. The precautions here are the same as those noted above for
the system clock.
C1
X1
X2
C2
C1 = C2 = 15 pF typ
Figure 6-7 Typical Connection to Crystal Oscillator (subclock)
Figure 6-8 shows the equivalent circuit of a crystal oscillator.
L
CS
RS
C0
C0 = 1.5 pF typ
RS = 14 k Ω typ
f = 32.768 kHz
Figure 6-8 Equivalent Circuit of Crystal Oscillator
2.
Pin connection when not using subclock
When no subclock is used, connect VCC to pin X1 and leave pin X2 open, as shown in
figure 6-9.
Rev. 3.00, 12/94, page 111 of 334
VCC
X1
X2
Open
Figure 6-9 Pin Connection When Not Using Subclock
6.4 Note on Oscillators
Oscillator characteristics of both the masked ROM and ZTAT™ versions are closely related to
board design and should be carefully evaluated by the user, referring to the examples shown in this
section. Oscillator circuit constants will differ depending on the oscillator element, stray
capacitance in its interconnecting circuit, and other factors. Suitable constants should be
determined in consultation with the oscillator element manufacturer. Design the circuit so that the
oscillator element never receives voltages exceeding its maximum rating.
Rev. 3.00, 12/94, page 112 of 334
Section 7 I/O Ports
7.1 Overview
The H8/3724 and H8/3754 Series are provided with seven 8-bit I/O ports* (of which four are
high-voltage ports), one 4-bit I/O port (high-voltage port), one 2-bit I/O port, and one 8-bit input
port.
Table 7-1 indicates the functions of each port.
Port 0 is standard input port.
Ports 1, 8, 9, and A are standard I/O ports, consisting of a port control register (PCR) that controls
input and output, and a port data register (PDR) for storing output data. Input or output can be
assigned to individual bits.
Ports 3, 4, 5, 6, and 7 are high-voltage ports, able to handle an impressed voltage of up to
VCC – 40 V. Input and output are controlled in individual bits, by reading from and writing to
PDR.
Note: * Pin P17 of port 1 is a high-voltage input-only pin, while pin P16 is a standard input-only
pin.
Reading a port gives the following results.
•
Reading a general-purpose port
— Reading a general-purpose port while PCR = 0 gives the pin level.
— Reading a general-purpose port while PCR = 1 gives the value of the corresponding PDR
bit.
— Reading a pin assigned to an on-chip peripheral function gives the pin level.
•
Reading a high-voltage port
— Reading a pin assigned to a general-purpose port gives the pin level.
— Reading a pin assigned to digit output or segment output use gives the value of the
corresponding PDR bit.
Rev. 3.00, 12/94, page 113 of 334
Table 1 Port Functions
Function
Switching
Register
Port
Description
Pins
Other Functions
Port 0
8-bit standard input port
P07 to P00/
AN7 to AN0
Analog data input channels
7 to 0
PMR0
Port 1
Pin P17: 1-bit high-voltage
input port
P17/Vdisp
Power source for VFD driver
Mask
option
Pin P16: 1-bit standard input
port
P16/EVENT
Timer D event input
PMR1
Pins P15 to P10: 6-bit
standard I/O port
P15/IRQ5/
TMOE
External interrupt 5;
Timer E output
PMR1
PMR4
External interrupts 4 to 0
P14 to P10
IRQ4 to IRQ0
PMR1
Port 3
4-bit high-voltage I/O port
P33 to P30/
VFD segment pins 27 to 24
FS27 to FS24
VFSR
Port 4
8-bit high-voltage I/O port
P47 to P40/
VFD segment pins 23 to 16
FS23 to FS16
VFSR
Port 5
8-bit high-voltage I/O port
P57 to P50/
FS15 to FS8
VFD segment pins 15 to 8
VFSR
Port 6
8-bit high-voltage I/O port
P67 to P60/
FD7 to FD0/
FS0 to FS7
VFD digit pins 7 to 0/segment
pins 0 to 7
DBR
VFSR
VFDR
Port 7
8-bit high-voltage I/O port
P77 to P70/
FS15 to FS8
VFD digit pins 15 to 8
VFDR
Port 8
8-bit standard I/O port
P87 to P80
None
—
Port 9
8-bit standard I/O port
P97/UD
Timer C count-up/down setting PMR2
Serial communication interface PMR3
P96/SO2
2 data output
Port A
2-bit standard I/O port
P95/SI2/CS
Serial communication interface
2 data input/chip select output
P94/SCK2
Serial communication interface
2 clock I/O
P93/SO1
Serial communication interface
1 data output
P92/SI1
Serial communication interface
1 data input
P91/SCK1
Serial communication interface
1 clock I/O
P90/PWM
14-bit PWM waveform output pin
PA1, PA0
None
Note: Port 2 is for future expansion, and is not included on 80-pin versions.
Rev. 3.00, 12/94, page 114 of 334
—
7.1.1 Port Types and Mask Options
The choice of I/O pin options and the resulting states are shown in table 7-2.
Upon reset, registers PDR, PCR, and PMR are initialized, cancelling the choices of peripheral
functions. When the chip goes to a low-power mode, the on-chip peripheral function input gates
are always on; so unless input levels are fixed there will be an increase in dissipated current.
Table 7-2 Choice of I/O Port Options
For Standard I/O Pins
Class
Pins
With Pull-Up MOS (Type B)
No Pull-Up MOS (Type C)
I/O pins
P15 to P10,
P87 to P80,
P97 to P90,
PA1, PA0
With pull-up MOS
No pull-up MOS
Input-only pins
P16
With pull-up MOS
No pull-up MOS
On-chip peripheral
function I/O pins
SCK2, SCK1
(output mode)
With pull-up MOS
No pull-up MOS
On-chip peripheral
function output pins
SO2, SO1,
PWM, TMOE
With pull-up MOS
No pull-up MOS
On-chip peripheral
function input pins
SCK2, SCK1
(input mode)
SI2, SI1,
IRQ5 to IRQ0,
UD, EVENT
With pull-up MOS
No pull-up MOS
Note: If external clock input mode is selected while the serial communication interface is being
used, pins SCK2 and SCK1 will be input-only pins.
For High-Voltage Pins
No Pull-Down Resistor
(Type D)
With Pull-Down Resistor
(Type E)
P33 to P30,
P47 to P40,
P57 to P50,
P67 to P60,
P77 to P70
No pull-down resistor
With pull-down resistor.
Source side of pull-down
resistor connects to Vdisp
power source.
P17
No pull-down resistor
Vdisp power source
Class
Pins
I/O pins
Input-only pins
On-chip peripheral FS27 to FS0, No pull-down resistor
function output pins FD15 to FD0
With pull-down resistor.
Source side of pull-down
resistor connects to Vdisp
power source.
Rev. 3.00, 12/94, page 115 of 334
Table 7-3 shows the mask options with mask ROM versions. A mask ROM version is compatible
with a ZTAT™ version only when C and D options are selected for all pins.
Table 7-3 Correspondence between Mask ROM and ZTAT™ Versions
Type
B
C
D
E
Mask ROM
Option
Option
Option
Option
ZTAT
—
Fixed
Fixed
—
Application Notes
1. When circuit type E, “with pull-down resistor,” is chosen, the source side of the pull-down
resistor is connected to a Vdisp power source. Accordingly, the mask option making pin
P17/Vdisp a Vdisp power source must also be chosen.
2. Type C, “no pull-up MOS,” is the only option available for port 0.
7.1.2 Pull-Up MOS
Ports 1*, 8, 9, and A, which are standard input/output ports, can be designated by mask option as
with pull-up MOS or without pull-up MOS (CMOS) (does not apply to ZTAT™ versions).
Figure 7-1 shows the pull-up MOS circuit configuration.
When “with pull-up MOS” is selected by mask option, the pull-up MOS will always be on,
regardless of the port data register (PDR) and port control register (PCR) settings.
(See table 7-4.)
Note: * Pin P17/Vdisp is a high-voltage pin, so the pull-up MOS option cannot be selected for
this pin.
Rev. 3.00, 12/94, page 116 of 334
STBY *2
VCC
*1
VCC
Pull-up
MOS
PDR
CMOS buffer
PCR
VSS
Input data
Notes: 1. Dotted lines indicate mask option.
2. In low-power modes (except sleep mode), the pull-up MOS is switched off
by a STBY signal.
Figure 7-1 Pull-up MOS Circuit Configuration
Table 7-4 Pull-up MOS Control
Mask Option
With Pull-Up MOS (type B)
PCR
0
PDR
CMOS buffer
Pull-up MOS
No Pull-Up MOS (type C)
1
0
1
0
1
0
1
0
1
0
1
PMOS
Off
Off
Off
On
Off
Off
Off
On
NMOS
Off
Off
On
Off
Off
Off
On
Off
On
On
On
On
—
—
—
—
Rev. 3.00, 12/94, page 117 of 334
7.1.3 Pull-Down Resistor
Ports 3, 4, 5, 6, and 7, which are high-voltage I/O ports, can be designated by mask option as with
pull-down resistor or without pull-down resistor (PMOS open drain output) (does not apply to
ZTAT™ versions).
Figure 7-2 shows the pull-down resistor circuit configuration.
When the “with pull-down resistor” option is chosen, the source side of the pull-down resistor is
connected to a Vdisp power source. Accordingly, the mask option making pin P17/Vdisp a Vdisp
power source must also be chosen.
VCC
STBY
PDR
*
Vdisp
Input control
Input data
Note: * Dotted lines indicate mask option.
Figure 7-2 Pull-down Resistor Circuit Configuration
Rev. 3.00, 12/94, page 118 of 334
7.2 Port 0
7.2.1 Overview
Port 0 is an 8-bit standard input-only port. Figure 7-3 shows the pin configuration.
P0 7 /AN 7 (input)
P0 6 /AN 6 (input)
P0 5 /AN 5 (input)
P0 4 /AN 4 (input)
Port 0
P0 3 /AN 3 (input)
P0 2 /AN 2 (input)
P0 1 /AN 1 (input)
P0 0 /AN 0 (input)
Figure 7-3 Port 0 Pin Configuration
7.2.2 Register Configuration and Description
Table 7-5 shows the port 0 register configuration.
Table 7-5 Port 0 Registers
Name
Abbrev.
R/W
Initial Value
Address
Port mode register 0
PMR0
W
H'00
H'FFEF
Port data register 0
PDR0
R
—
H'FFD0
1.
Port mode register 0 (PMR0)
Bit
7
6
5
4
3
2
1
0
AN7
AN6
AN5
AN4
AN3
AN2
AN1
AN0
Initial value
0
0
0
0
0
0
0
0
Read/Write
W
W
W
W
W
W
W
W
Each PMR0 bit designates whether the corresponding port 0 pin is to be used as a general input
port or as an analog input channel to the A/D converter.
Upon reset, PMR0 is initialized to H'00.
Rev. 3.00, 12/94, page 119 of 334
Bit n
ANn
Explanation
0
Pin P0n/ANn is a general input port.
1
Pin P0n/ANn is an analog input channel.
(initial value)
(n = 0 to 7)
2.
Port data register 0 (PDR0)
Bit
7
6
5
4
3
2
1
0
PDR0 7
PDR0 6
PDR0 5
PDR0 4
PDR03
PDR0 2
PDR0 1
PDR0 0
Initial value
—
—
—
—
—
—
—
—
Read/Write
R
R
R
R
R
R
R
R
When the corresponding bit in PMR0 is 0, the pin state can be read from PDR0. If the
corresponding PMR0 bit is 1, PDR0 is read as 1.
7.2.3 Pin Functions
Table 7-6 gives the port 0 pin functions.
Table 7-6 Port 0 Pin Functions
Pin
Selection Method and Pin Functions
P07/AN7 to P00/AN0
Functions are switched as follows by means of bits AN7 to AN0 in PMR0.
ANn
0
1
Pin function
P0n input pin
ANn input pin
7.2.4 Pin States
Table 7-7 shows the port 0 pin states in each operating mode.
Table 7-7 Port 0 Pin States
Pins
Reset
Sleep
Standby
Watch
Subactive
Active
P07/AN7 to
P00/AN0
High
impedance
Contents
retained
High
impedance
High
impedance
High
impedance
Normal
operation
Rev. 3.00, 12/94, page 120 of 334
7.3 Port 1
7.3.1 Overview
Port 1 consists of a 6-bit standard I/O port, a 1-bit standard input-only port, and a 1-bit highvoltage input-only port. Figure 7-4 shows the pin configuration.
P17 /Vdisp
(high-voltage input/power source)
P16 /EVENT
(input/input)
P15 /IRQ5 /TMOE (IO/input/output)
Port 1
P14 /IRQ4
(IO/input)
P13 /IRQ3
(IO/input)
P12 /IRQ2
(IO/input)
P11 /IRQ1
(IO/input)
P10 /IRQ0
(IO/input)
Note: IO indicates input/output.
Figure 7-4 Port 1 Pin Configuration
7.3.2 Register Configuration and Description
Table 7-8 shows the port 1 register configuration.
Table 7-8 Port 1 Registers
Name
Abbrev.
R/W
Initial Value
Address
Port mode register 1
PMR1
R/W
H'00
H'FFEB
Port control register 1
PCR1
W
H'C0
H'FFE1
Port data register 1
PDR1
R/W
Not fixed
H'FFD1
Port mode register 4
PMR4
R/W
H'0F
H'FFEE
1.
Port mode register 1 (PMR1)
Bit
7
6
5
4
3
2
1
0
NOISE
CANCEL
EVENT
IRQC5
IRQC4
IRQC3
IRQC2
IRQC1
IRQC0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Rev. 3.00, 12/94, page 121 of 334
PMR1 is an 8-bit read/write register, controlling the selection of pin functions for pin P16/EVENT
and pins P15/IRQ5 through P10/IRQ0, and used also to turn the pin IRQ0 noise cancellation
function on and off.
Upon reset, PMR1 is initialized to H'00.
Note: Before switching pin functions using bits IRQ5 to IRQ0 in PMR1, first set the interrupt
enable flag to disable interrupts. After the pin functions have been switched, issue any
instruction before clearing the interrupt request flag to 0. For details see section 3.2.3 1,
Port mode register (PMR1).
Bit 7: Noise cancel (NOISE CANCEL)
This bit turns the pin IRQ0 noise canceller function on and off. In standby, watch, and subactive
modes the noise canceller function is off regardless of this bit’s setting.
Bit 7
NOISE CANCEL
Explanation
0
Noise canceller function is off.
1
Noise canceller function is on. Input is double-sampled at intervals of 256
states. If the input values do not match, noise is assumed.
(initial value)
Bit 6: P16/EVENT pin function switch (EVENT)
This bit selects whether pin P16/EVENT is used as P16 pin or as EVENT pin.
Bit 6
EVENT
Explanation
0
P16/EVENT pin functions as P16 pin.*
1
P16/EVENT pin functions as EVENT pin (timer D event input).
(initial value)
Note: * Even when pin P16/EVENT is used as P16 pin, it is possible to have the timer D counter
incremented when pin P16 is read. When timer D is used in this way, the counter must be
cleared by means of the CLR bit in timer mode register D (TMD).
Bit 5: P15/IRQ5/TMOE pin function switch (IRQC5)
This bit selects whether pin P15/IRQ5/TMOE is used as P15/TMOE pin or as IRQ5 pin.
Bit 5
IRQC5
Explanation
0
P15/IRQ5/TMOE pin functions as P15/TMOE pin.
1
P15/IRQ5/TMOE pin functions as IRQ5 input pin.
Rev. 3.00, 12/94, page 122 of 334
(initial value)
Bit 4: P14/IRQ4 pin function switch (IRQC4)
This bit selects whether pin P14/IRQ4 is used as P14 pin or as IRQ4 pin.
Bit 4
IRQC4
Explanation
0
P14/IRQ4 pin functions as P14 pin.
1
P14/IRQ4 pin functions as IRQ4* input pin.
(initial value)
Note: * Rising or falling edge sensing can be designated for pin IRQ4.
For details see 3.2.3 2, IRQ edge select register (IEGR).
Bit 3: P13/IRQ3 pin function switch (IRQC3)
This bit selects whether pin P13/IRQ3 is used as P13 pin or as IRQ3 pin.
Bit 3
IRQC3
Explanation
0
P13/IRQ3 pin functions as P13 pin.
1
P13/IRQ3 pin functions as IRQ3 input pin.
(initial value)
Bit 2: P12/IRQ2 pin function switch (IRQC2)
This bit selects whether pin P12/IRQ2 is used as P12 pin or as IRQ2 pin.
Bit 2
IRQC2
Explanation
0
P12/IRQ2 pin functions as P12 pin.
1
P12/IRQ2 pin functions as IRQ2 input pin.
(initial value)
Bit 1: P11/IRQ1 pin function switch (IRQC1)
This bit selects whether pin P11/IRQ1 is used as P11 pin or as IRQ1 pin.
Bit 1
IRQC1
Explanation
0
P11/IRQ1 pin functions as P11 pin.
1
P11/IRQ1 pin functions as IRQ1* input pin.
(initial value)
Note: * Rising or falling edge sensing can be designated for pin IRQ1.
For details see 3.2.3 2, IRQ edge select register (IEGR).
Rev. 3.00, 12/94, page 123 of 334
Bit 0: P10/IRQ0 pin function switch (IRQC0)
This bit selects whether pin P10/IRQ0 is used as P10 pin or as IRQ0 pin.
Bit 0
IRQC0
Explanation
0
P10/IRQ0 pin functions as P10 pin.
1
P10/IRQ0 pin functions as IRQ0* input pin.
(initial value)
Note: * Rising or falling edge sensing can be designated for pin IRQ0.
For details see 3.2.3 2, IRQ edge select register (IEGR).
2.
Port control register 1 (PCR1)
Bit
7
6
5
4
3
2
1
0
—
—
PCR15
PCR14
PCR13
PCR12
PCR11
PCR10
Initial value
1
1
0
0
0
0
0
0
Read/Write
—
—
W
W
W
W
W
W
PCR1 is an 8-bit register for controlling whether each of port 1 pins P15 to P10 functions as an
input pin or output pin. Setting a PCR1 bit to 1 makes the corresponding pin from P15 through
P10 an output pin, while clearing the bit to 0 makes it an input pin. PCR1 is a write-only register.
All bits are read as 1.
Bits 7 and 6 are reserved; they always read as 1, and cannot be modified. The settings in PCR1
and in PDR1 are valid only when the corresponding pin is designated in PMR1 as a general I/O
pin.
Upon reset, PCR1 is initialized to H'00.
3.
Port data register 1 (PDR1)
Bit
7
6
5
4
3
2
1
0
PDR1 5
PDR14
PDR13
PDR1 2
PDR11
PDR10
0
0
0
0
0
0
R/W
R/W
R/W
R/W
R/W
R/W
—
—
Initial value
—*
—*
Read/Write
—
—
Note: * Pins P17 and P16 are for input only; reading PDR1 always gives the level of these pins.
PDR1 is an 8-bit register for storing data of pins P15 through P10. When port 1 is read while
PCR1 is set to 1, the PDR1 values will be read directly, without any influence of the pin states.
When port 1 is read while PCR1 is cleared to 0, the pin states will be read.
Rev. 3.00, 12/94, page 124 of 334
4.
Port mode register 4 (PMR4)
Bit
7
6
5
4
3
2
1
0
TEO
TEO ON
FREQ
VRFR
—
—
—
—
Initial value
0
0
0
0
1
1
1
1
Read/Write
R/W
R/W
R/W
R/W
—
—
—
—
PMR4 is an 8-bit read/write register for switching of the P15/IRQ5/TMOE pin function and for
controlling the TMOE pin waveform output. Bits 3 to 0 are reserved; they are always read as 1,
and cannot be modified.
Upon reset, PMR4 is initialized to H'0F.
Bit 7: Timer E output function select (TEO)
Bit 6: Timer E output on/off (TEO ON)
Bit 5: Fixed frequency select (FREQ)
Bit 4: Random frequency select (VRFR)
The P15/IRQ5/TMOE pin functions are switched as follows, by means of bits 7 to 4 of PMR4 and
bit IRQC5 of PMR1.
PMR1
PMR4
Description
Bit 5
Bit 7
Bit 6
Bit 5
IRQC5 TEO TEO ON FREQ
Bit 4
VRFR
Pin Function
Pin State
0
0
0
0
0
P15 pin
Standard I/O port (initial value)
0
0
*
*
*
P15 pin
Standard I/O port
0
1
0
*
*
TMOE output pin (off) Low level output
0
1
1
0
0
TMOE output pin (on) Fixed frequency output:
(φ/2048)
1.95 kHz (φ = 4 MHz)
0.98 kHz (φ = 2 MHz)
0
1
1
1
0
TMOE output pin (on) Fixed frequency output:
(φ/1024)
3.9 kHz (φ = 4 MHz)
1.95 kHz (φ = 2 MHz)
0
1
1
*
1
TMOE output pin (on) Random frequency output:
Toggle output indicating Timer
E overflow
1
*
*
*
*
IRQ5 input pin
External interrupt request input
Note: * Don’t care
Rev. 3.00, 12/94, page 125 of 334
7.3.3 Pin Functions
Table 7-9 shows the port 1 pin functions.
Table 7-9 Port 1 Pin Functions
Pin
Selection Method and Pin Function
P17/Vdisp
Selected by mask option
P17 high-voltage input pin
P16/EVENT
Power source for VFD driving (Vdisp)
Function switched as follows by EVENT bit in PMR1
EVENT
0
1
Pin function
P16 input pin
EVENT input pin*
Note: Timer D event input
P15/IRQ5/TMOE,
P14/IRQ4 to
P10/IRQ0
Function switched as follows by bits IRQC5 to IRQC0* in PMR1 and bit n in
PCR1
PMR1
PCR1n
Pin function
0
0
1
1
P1n input pin P1n output pin
—
IRQn input pin
Notes: 1. Before switching pin functions using bits IRQC5 to IRQC0 in PMR1,
first set the interrupt enable flag to disable interrupts. After the pin
functions have been switched, issue any instruction before clearing
the interrupt request flag to 0. For details see section 3.2.3 1, Port
mode register (PMR1).
2. Before entering power-down mode, if there are pins set to external
interrupt input by bits IRQC5 to IRQC0 in PMR1, these should be
kept from floating by external connection or should be set to general
I/O ports in PMR1 prior to state transition.
3. For details on the TMOE function, refer to section 7.3.2 4, Port mode
register 4 (PMR4). IRQ4, IRQ1, and IRQ0 input can be set for either
rising edge or falling edge detection by register IEGR. For details,
refer to section 3.2.3 2, IRQ edge select register (IEGR). IRQ0 and
IRQ1 can be used as event input pins for timer B and timer C,
respectively. For details, refer to section 8, Timers.
Rev. 3.00, 12/94, page 126 of 334
7.3.4 Pin States
Table 7-10 shows the port 1 pin states in each operating mode.
Table 7-10 Port 1 Pin States
Pins
Reset
Sleep
P17/Vdisp
High
impedance
or Vdisp
P16/EVENT,
P15/IRQ5/
TMOE,
P14/IRQ4 to
P10/IRQ0
High
impedance
or pulled up
Standby
Watch
Subactive
Active
High
High
impedance impedance
or Vdisp
or Vdisp
High
impedance
or Vdisp
High
impedance
or Vdisp
Normal
operation
or Vdisp
Contents
retained
High
impedance
High
impedance
Normal
operation
High
impedance
Rev. 3.00, 12/94, page 127 of 334
7.4 Port 3
7.4.1 Overview
Port 3 is a 4-bit high-voltage I/O port. Figure 7-5 shows the pin configuration.
P3 3 /FS27 (IO/output)
P3 2 /FS26 (IO/output)
Port 3
P3 1 /FS25 (IO/output)
P3 0 /FS24 (IO/output)
Note: IO indicates input/output.
Figure 7-5 Port 3 Pin Configuration
7.4.2 Register Configuration and Description
Table 7-11 shows the port 3 register configuration.
Table 7-11 Port 3 Registers
Name
Abbrev.
R/W
Initial Value
Address
Port data register 3
PDR3
R/W
H'F0
H'FFD3
1.
Port data register 3 (PDR3)
Bit
7
6
5
4
3
2
1
0
—
—
—
—
PDR3 3
PDR3 2
PDR3 1
PDR3 0
Initial value
1
1
1
1
0
0
0
0
Read/Write
—
—
—
—
R/W
R/W
R/W
R/W
PDR3 is an 8-bit register for storing the data of port 3 pins P33 to P30. Bits 7 to 4 are reserved;
they are always read as 1, and cannot be modified.
Upon reset, PDR3 is initialized to H'F0.
Rev. 3.00, 12/94, page 128 of 334
7.4.3 Pin Functions
Table 7-12 shows the port 3 pin functions.
Table 7-12 Port 3 Pin Functions
Pin
Selection Method and Pin Function
P33/FS27 to
P30/FS24
After designation of the segment pins to be used, in bits SR4–SR0 of the VFD
segment control register (VFSR), bit VFDE in the digit beginning register
(DBR) is set to 1 and VFD controller/driver operation is started. During key
scan intervals, pins designated for segment output can also be manipulated by
the CPU as general-purpose ports. Even while the VFD controller is operating,
it is possible to switch segment pins to general ports by writing 0 in the
VFLAG bit of VFSR.
VFLAG
Pin function
0
1
Pins P33 to P30 are all
general I/O pins.
Pins designated by bits
SR4–SR0 are segment
output pins.* Other pins
are for general I/O.
Note: * When a pin functioning as a segment output pin is read, the value of
the corresponding bit in PDR3 is read.
7.4.4 Pin States
Table 7-13 shows the port 3 pin states in each operating mode.
Table 7-13 Port 3 Pin States
Pins
Reset
Sleep
P33/FS27 to
P30/FS24
High
Contents
impedance or retained
pulled down
Standby
Watch
Subactive
Active
High
High
High
Normal
impedance or impedance or impedance or operation
pulled down pulled down pulled down
Rev. 3.00, 12/94, page 129 of 334
7.5 Port 4
7.5.1 Overview
Port 4 is an 8-bit high-voltage I/O port. Figure 7-6 shows the pin configuration.
P47 /FS 23 (IO/output)
P46 /FS 22 (IO/output)
P45 /FS 21 (IO/output)
P44 /FS 20 (IO/output)
Port 4
P43 /FS 19 (IO/output)
P42 /FS 18 (IO/output)
P41 /FS 17 (IO/output)
P40 /FS 16 (IO/output)
Note: IO indicates input/output.
Figure 7-6 Port 4 Pin Configuration
7.5.2 Register Configuration and Description
Table 7-14 shows the port 4 register configuration.
Table 7-14 Port 4 Registers
Name
Abbrev.
R/W
Initial Value
Address
Port data register 4
PDR4
R/W
H'00
H'FFD4
1.
Port data register 4 (PDR4)
Bit
7
6
5
4
3
2
1
0
PDR4 7
PDR4 6
PDR4 5
PDR44
PDR4 3
PDR4 2
PDR4 1
PDR4 0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
PDR4 is an 8-bit register for storing the data of port 4 pins P47 to P40.
Upon reset, PDR4 is initialized to H'00.
Rev. 3.00, 12/94, page 130 of 334
7.5.3 Pin Functions
Table 7-15 shows the port 4 pin functions.
Table 7-15 Port 4 Pin Functions
Pin
Selection Method and Pin Function
P47/FS23 to
P40/FS16
After designation of the segment pins to be used, in bits SR4–SR0 of the VFD
segment control register (VFSR), bit VFDE in the digit beginning register (DBR)
is set to 1 and VFD controller/driver operation is started. During key scan
intervals, pins designated for segment output can also be manipulated by the
CPU as general-purpose ports. Even while the VFD controller/driver is
operating, it is possible to switch segment pins to general-purpose ports by
writing 0 in the VFLAG bit of VFSR.
VFLAG
0
1
Pin function
Pins P47 to P40 are all
general-purpose I/O pins.
Pins designated by bits
SR4–SR0 are segment
output pins.* Other pins
are for general I/O.
Note: * When a pin functioning as a segment output pin is read, the value of
the corresponding bit in PDR4 is read.
7.5.4 Pin States
Table 7-16 shows the port 4 pin states in each operating mode.
Table 7-16 Port 4 Pin States
Pins
Reset
Sleep
P47/FS23 to
P40/FS16
High
Contents
impedance or retained
pulled down
Standby
Watch
Subactive
Active
High
High
High
Normal
impedance or impedance or impedance or operation
pulled down pulled down pulled down
Rev. 3.00, 12/94, page 131 of 334
7.6 Port 5
7.6.1 Overview
Port 5 is an 8-bit high-voltage I/O port. Figure 7-7 shows the pin configuration.
P57 /FS8 (IO/output)
P56 /FS9 (IO/output)
P55 /FS10 (IO/output)
P54 /FS11 (IO/output)
Port 5
P53 /FS12 (IO/output)
P52 /FS13 (IO/output)
P51 /FS14 (IO/output)
P50 /FS15 (IO/output)
Note: IO indicates input/output.
Figure 7-7 Port 5 Pin Configuration
7.6.2 Register Configuration and Description
Table 7-17 shows the port 5 register configuration.
Table 7-17 Port 5 Registers
Name
Abbrev.
R/W
Initial Value
Address
Port data register 5
PDR5
R/W
H'00
H'FFD5
Bit
7
6
5
4
3
2
1
0
PDR5 7
PDR5 6
PDR5 5
PDR54
PDR5 3
PDR5 2
PDR5 1
PDR5 0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
1.
Port data register 5 (PDR5)
PDR5 is an 8-bit register for storing the data of port 5 pins P57 to P50.
Upon reset, PDR5 is initialized to H'00.
Rev. 3.00, 12/94, page 132 of 334
7.6.3 Pin Functions
Table 7-18 shows the port 5 pin functions.
Table 7-18 Port 5 Pin Functions
Pin
Selection Method and Pin Function
P57/FS8 to
P50/FS15
After designation of the segment pins to be used, in bits SR4–SR0 of the VFD
segment control register (VFSR), bit VFDE in the digit beginning register (DBR)
is set to 1 and VFD controller/driver operation is started. During key scan
intervals, pins designated for segment output can also be manipulated by the
CPU as general-purpose ports. Even while the VFD controller/driver is
operating, it is possible to switch segment pins to general-purpose ports by
writing 0 in the VFLAG bit of VFSR.
VFLAG
0
1
Pin function
Pins P57 to P50 are all
general-purpose I/O pins.
Pins designated by bits
SR4–SR0 are segment
output pins.* Other pins
are for general I/O.
Note: * When a pin functioning as a segment output pin is read, the value of
the corresponding bit in PDR5 is read.
7.6.4 Pin States
Table 7-19 shows the port 5 pin states in each operating mode.
Table 7-19 Port 5 Pin States
Pins
Reset
Sleep
P57/FS8 to
P50/FS15
High
Contents
impedance or retained
pulled down
Standby
Watch
Subactive
Active
High
High
High
Normal
impedance or impedance or impedance or operation
pulled down pulled down pulled down
Rev. 3.00, 12/94, page 133 of 334
7.7 Port 6
7.7.1 Overview
Port 6 is an 8-bit high-voltage I/O port. Figure 7-8 shows the pin configuration.
P6 7 /FD7 /FS0 (IO/output/output)
P6 6 /FD6 /FS1 (IO/output/output)
P6 5 /FD5 /FS2 (IO/output/output)
P6 4 /FD4 /FS3 (IO/output/output)
Port 6
P6 3 /FD3 /FS4 (IO/output/output)
P6 2 /FD2 /FS5 (IO/output/output)
P6 1 /FD1 /FS6 (IO/output/output)
P6 0 /FD0 /FS7 (IO/output/output)
Note: IO indicates input/output.
Figure 7-8 Port 6 Pin Configuration
7.7.2 Register Configuration and Description
Table 7-20 shows the port 6 register configuration.
Table 7-20 Port 6 Registers
Name
Abbrev.
R/W
Initial Value
Address
Port data register 6
PDR6
R/W
H'00
H'FFD6
Bit
7
6
5
4
3
2
1
0
PDR6 7
PDR6 6
PDR6 5
PDR64
PDR6 3
PDR6 2
PDR6 1
PDR6 0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
1.
Port data register 6 (PDR6)
PDR6 is an 8-bit register for storing the data of port 6 pins P67 to P60.
Upon reset, PDR6 is initialized to H'00.
Rev. 3.00, 12/94, page 134 of 334
7.7.3 Pin Functions
Table 7-21 shows the port 6 pin functions.
Table 7-21 Port 6 Pin Functions
Pin
Selection Method and Pin Function
P67/FD7/FS0 to
P60/FD0/FS7
After designation of the digit pins and segment pins to be used, in bits DR3–
DR0 of the VFD digit control register (VFDR), bits SR4–SR0 of the VFD
segment control register (VFSR), and bits DBR3–DBR0 of the digit beginning
register (DBR), bit VFDE in DBR is set to 1 and VFD controller/driver operation
is started. During key scan intervals, pins designated for digit or segment
output can also be manipulated by the CPU as general-purpose ports. Even
while the VFD controller/driver is operating, it is possible to switch digit pins or
segment pins to general-purpose ports by writing 0 in the VFLAG bit of VFSR.
VFLAG
0
1
Pin function
Pins P67 to P60 are all
general-purpose I/O pins.
Pins are designated as digit
output pins,* segment
output pins,* or general
I/O pins by bits DR3–DR0,
SR4–SR0, and DBR3–DBR0.
Note: * When a pin functioning as a digit output pin or segment output pin is
read, the value of the corresponding bit in PDR6 is read.
7.7.4 Pin States
Table 7-22 shows the port 6 pin states in each operating mode.
Table 7-22 Port 6 Pin States
Pins
Reset
Sleep
P67/FD7/
FS0 to
P60/FD0/
FS7
High
Contents
impedance or retained
pulled down
Standby
Watch
Subactive
Active
High
High
High
Normal
impedance or impedance or impedance or operation
pulled down pulled down pulled down
Rev. 3.00, 12/94, page 135 of 334
7.8 Port 7
7.8.1 Overview
Port 7 is an 8-bit high-voltage I/O port. Figure 7-9 shows the pin configuration.
P77 /FD15 (IO/output)
P76 /FD14 (IO/output)
P75 /FD13 (IO/output)
P74 /FD12 (IO/output)
Port 7
P73 /FD11 (IO/output)
P72 /FD10 (IO/output)
P71 /FD9 (IO/output)
P70 /FD8 (IO/output)
Note: IO indicates input/output.
Figure 7-9 Port 7 Pin Configuration
7.8.2 Register Configuration and Description
Table 7-23 shows the port 7 register configuration.
Table 7-23 Port 7 Registers
Name
Abbrev.
R/W
Initial Value
Address
Port data register 7
PDR7
R/W
H'00
H'FFD7
Bit
7
6
5
4
3
2
1
0
PDR7 7
PDR7 6
PDR7 5
PDR74
PDR7 3
PDR7 2
PDR7 1
PDR7 0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
1.
Port data register 7 (PDR7)
PDR7 is an 8-bit register for storing the data of port 7 pins P77 to P70.
Upon reset, PDR7 is initialized to H'00.
Rev. 3.00, 12/94, page 136 of 334
7.8.3 Pin Functions
Table 7-24 shows the port 7 pin functions.
Table 7-24 Port 7 Pin Functions
Pin
Selection Method and Pin Function
P77/FD15 to
P70/FD8
After designation of the digit pins to be used, in bits DR3–DR0 of the VFD digit
control register (VFDR), bit VFDE in the digit beginning register (DBR) is set to
1 and VFD controller/driver operation is started. Even while the VFD
controller/driver is operating, it is possible to switch digit pins to generalpurpose ports by writing 0 in the VFLAG bit of VFSR.
VFLAG
0
1
Pin function
Pins P77 to P70 are all
general-purpose I/O pins.
Pins designated by bits
DR3–DR0 are digit output
pins.* Other pins are for
general I/O.
Note: * When a pin functioning as a digit output pin is read, the value of the
corresponding bit in PDR7 is read.
7.8.4 Pin States
Table 7-25 shows the port 7 pin states in each operating mode.
Table 7-25 Port 7 Pin States
Pins
Reset
Sleep
P77/FD15 to
P70/FD8
High
Contents
impedance or retained
pulled down
Standby
Watch
Subactive
Active
High
High
High
Normal
impedance or impedance or impedance or operation
pulled down pulled down pulled down
Rev. 3.00, 12/94, page 137 of 334
7.9 Port 8
7.9.1 Overview
Port 8 is an 8-bit standard I/O port. Figure 7-10 shows the pin configuration.
P87 (I/O)
P86 (I/O)
P85 (I/O)
P84 (I/O)
Port 8
P83 (I/O)
P82 (I/O)
P81 (I/O)
P80 (I/O)
Figure 7-10 Port 8 Pin Configuration
7.9.2 Register Configuration and Description
Table 7-26 shows the port 8 register configuration.
Table 7-26 Port 8 Registers
Name
Abbrev.
R/W
Initial Value
Address
Port control register 8
PCR8
W
H'00
H'FFE8
Port data register 8
PDR8
R/W
H'00
H'FFD8
Rev. 3.00, 12/94, page 138 of 334
1.
Port control register 8 (PCR8)
Bit
7
6
5
4
3
2
1
0
PCR8 7
PCR8 6
PCR85
PCR84
PCR83
PCR82
PCR81
PCR80
Initial value
0
0
0
0
0
0
0
0
Read/Write
W
W
W
W
W
W
W
W
PCR8 is an 8-bit register for controlling whether each of port 8 pins P87 to P80 functions as an
input or output pin. Setting a PCR8 bit to 1 makes the corresponding pin an output pin, while
clearing the bit to 0 makes it an input pin. PCR8 is a write-only register. All bits are read as 1.
Upon reset, PCR8 is initialized to H'00.
2.
Port data register 8 (PDR8)
Bit
7
6
5
4
3
2
1
0
PDR8 7
PDR8 6
PDR8 5
PDR84
PDR8 3
PDR8 2
PDR8 1
PDR8 0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
PDR8 is an 8-bit register for storing the data of port 8 pins P87 to P80. When port 8 is read while
PCR8 is set to 1, the PDR8 values will be read directly, without any influence of the pin states.
When port 8 is read while PCR8 is cleared to 0, the pin states will be read.
Upon reset, PDR8 is initialized to H'00.
Rev. 3.00, 12/94, page 139 of 334
7.9.3 Pin Functions
Table 7-27 gives the port 8 pin functions.
Table 7-27 Port 8 Pin Functions
Pin
Selection Method and Pin Function
P87 to P80
Functions are switched as follows by means of the PCR8 bits.
PCR8n
0
1
Pin function
P8n input pin
P8n output pin
7.9.4 Pin States
Table 7-28 shows the port 8 pin states in each operating mode.
Table 7-28 Port 8 Pin States
Pins
Reset
Sleep
P87 to P80
High
Contents
impedance or retained
pulled up
Rev. 3.00, 12/94, page 140 of 334
Standby
Watch
Subactive
Active
High
impedance
High
impedance
High
impedance
Normal
operation
7.10 Port 9
7.10.1 Overview
Port 9 is an 8-bit standard I/O port. Figure 7-11 shows the pin configuration.
P97 /UD
(IO/input)
P96 /SO 2
(IO/output)
P95 /SI 2 /CS (IO/input/output)
P94 /SCK 2 (IO/IO)
Port 9
P93 /SO1
(IO/output)
P92 /SI1
(IO/input)
P91 /SCK1
(IO/IO)
P90 /PWM
(IO/output)
Note: IO indicates input/output.
Figure 7-11 Port 9 Pin Configuration
7.10.2 Register Configuration and Description
Table 7-29 shows the port 9 register configuration.
Table 7-29 Port 9 Registers
Name
Abbrev.
R/W
Initial Value
Address
Port mode register 2
PMR2
R/W
H'00
H'FFEC
Port control register 9
PCR9
W
H'00
H'FFE9
Port data register 9
PDR9
R/W
H'00
H'FFD9
1.
Port mode register 2 (PMR2)
Bit
7
6
5
4
3
2
1
0
UP/
DOWN
SO2
SI2
SCK2
SO1
SI1
SCK1
PWM
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
PMR2 is an 8-bit read/write register, controlling the selection of port 9 pin functions.
Upon reset, PMR2 is initialized to H'00.
Rev. 3.00, 12/94, page 141 of 334
Bit 7: P97/UD pin function switch (UP/DOWN)
This bit selects whether pin P97/UD is used as a general-purpose I/O port or for Timer C up/down
control by UD pin input. This bit is valid only when bit TMC6 = 1 in timer mode register C
(TMC) and the pin is being used for up/down control.
Bit 7
UP/DOWN
Description
0
P97/UD pin functions as P97 I/O pin.
1
P97/UD pin functions as UD input pin. When bit TMC6 in TMC is set to 1, then if the
UD pin is high level, timer C is used for count-down, and if UD is low level, timer C is
used for count-up.
(initial value)
Bit 6: P96/SO2 pin function switch (SO2)
This bit selects whether pin P96/SO2 functions as P96 I/O pin or as SO2 output pin.
Bit 6
SO2
Description
0
P96/SO2 pin functions as P96 I/O pin.
1
P96/SO2 pin functions as SO2 output pin.
(initial value)
Bit 5: P95/SI2/CS pin function switch (SI2)
This bit selects whether pin P95/SI2/CS functions as P95 I/O pin or as SI2 input/CS output pin.
On switching between SI2 input and CS output see 11.2.5, Port Mode Register 3 (PMR3).
Bit 5
SI2
Description
0
P95/SI2/CS pin functions as P95 I/O pin.
1
P95/SI2/CS pin functions as SI2 input/CS output pin.
(initial value)
Bit 4: P94/SCK2 pin function switch (SCK2)
This bit selects whether pin P94/SCK2 functions as P94 I/O pin or as SCK2 I/O pin.
Bit 4
SCK2
Description
0
P94/SCK2 pin functions as P94 I/O pin.
1
P94/SCK2 pin functions as SCK2 I/O pin. The clock input/output direction and the
divider ratio are set in serial mode register 2 (SMR2).
Rev. 3.00, 12/94, page 142 of 334
(initial value)
Bit 3: P93/SO1 pin function switch (SO1)
This bit selects whether pin P93/SO1 functions as P93 I/O pin or as SO1 output pin.
Bit 3
SO1
Description
0
P93/SO1 pin functions as P93 I/O pin.
1
P93/SO1 pin functions as SO1 output pin.
(initial value)
Bit 2: P92/SI1 pin function switch (SI1)
This bit selects whether pin P92/SI1 functions as P92 I/O pin or as SI1 input pin.
Bit 2
SI1
Description
0
P92/SI1 pin functions as P92 I/O pin.
1
P92/SI1 pin functions as SI1 input pin.
(initial value)
Bit 1: P91/SCK1 pin function switch (SCK1)
This bit selects whether pin P91/SCK1 functions as P94 I/O pin or as SCK1 I/O pin.
Bit 1
SCK1
Description
0
P91/SCK1 pin functions as P91 I/O pin.
1
P91/SCK1 pin functions as SCK1 I/O pin. The clock input/output direction and the
divider ratio are set in serial mode register 1 (SMR1).
(initial value)
Bit 0: P90/PWM pin function switch (PWM)
This bit selects whether pin P90/PWM pin functions as P90 I/O pin or as PWM output pin.
Bit 0
PWM
Description
0
P90/PWM pin functions as P90 I/O pin.
1
P90/PWM pin functions as PWM output pin.
(initial value)
Rev. 3.00, 12/94, page 143 of 334
2.
Port control register 9 (PCR9)
Bit
7
6
5
4
3
2
1
0
PCR9 7
PCR9 6
PCR95
PCR94
PCR93
PCR92
PCR91
PCR90
Initial value
0
0
0
0
0
0
0
0
Read/Write
W
W
W
W
W
W
W
W
PCR9 is an 8-bit register for controlling whether each of port 9 pins P97 to P90 functions as an
input or output pin. Setting a PCR9 bit to 1 makes the corresponding pin an output pin, while
clearing the bit to 0 makes it an input pin. The settings in PCR9 and PDR9 are valid when the
affected pin is designated in PMR2 as a general-purpose I/O pin. PCR9 is a write-only register.
All bits are read as 1.
Upon reset, PCR9 is initialized to H'00.
3.
Port data register 9 (PDR9)
Bit
7
6
5
4
3
2
1
0
PDR9 7
PDR9 6
PDR9 5
PDR94
PDR9 3
PDR9 2
PDR9 1
PDR9 0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
PDR9 is an 8-bit register for storing the data of port 9 pins P97 to P90. When port 9 is read while
PCR9 is set to 1, the PDR9 values will be read directly, without any influence of the pin states.
When port 9 is read while PCR9 is cleared to 0, the pin states will be read.
Upon reset, PDR9 is initialized to H'00.
Rev. 3.00, 12/94, page 144 of 334
7.10.3 Pin Functions
Table 7-30 shows the port 9 pin functions.
Table 7-30 Port 9 Pin Functions
Pin
Selection Method and Pin Function
P97/UD
Functions are switched as follows by means of the UP/DOWN bit* in PMR2
and bit PCR97 in PCR9.
UP/DOWN
PCR97
Pin function
0
0
1
1
—
P97 input pin P97 output pin
UD input pin
Note: * Before entering power-down mode, if this pin is set to UD input pin by
the UP/DOWN bit in PMR2, it should be kept from floating by external
connection or should be set to general I/O use by clearing the
UP/DOWN bit to 0 prior to state transition.
P96/SO2*
Functions are switched as follows by means of bit SO2 in PMR2 and bit PCR96
in PCR9.
SO2
PCR96
Pin function
0
0
1
1
—
P96 input pin P96 output pin
SO2 output pin
Note: * PMOS on/off can be controlled for the P96/SO2 pin by means of the
SO2PMOS bit in PMR3. For details see 11.2.5, Port Mode Register 3
(PMR3).
P95/SI2/
CS
Functions are switched as follows by means of bit SI2 in PMR2,* bit CS in
PMR3, and bit PCR95 in PCR9.
SI2
0
CS
—
PCR95
Pin function
0
1
1
0
1
—
—
P95 input pin P95 output pin SI2 input pin CS output pin
Note: * Before entering power-down mode, if this pin is set to SI2 input pin by
bit SI2 in PMR2, it should be kept from floating by external connection
or should be set to general I/O use by clearing bit SI2 to 0 prior to
state transition.
Rev. 3.00, 12/94, page 145 of 334
Table 7-30 Port 9 Pin Functions (cont)
Pin
Selection Method and Pin Function
P94/SCK2
Functions are switched as follows by means of bit SCK2* in PMR2, bits PS1,
PS0* in serial control register 2 (SCR2), and bit PCR94 in PCR9.
SCK2
0
PS1, 0
—
PCR94
Pin function
0
1
1
Not 11
11
—
—
P94 input pin P94 output pin SCK2 output pin SCK2 input pin
Note: * Before entering power-down mode, if this pin is set to SCK2 input pin
by bit SCK2 in PMR2 and bits PS1–PS0 in SCR2, it should be kept
from floating by external connection, or else should be set to some
other use by changing bits SCK2 and bits PS1, PS0 prior to state
transition.
On setting bits PS1, PS0 in SCR2, see 11.2.3, Serial Control Register 2
(SCR2).
P93/SO1*
Functions are switched as follows by means of bit SO1 in PMR2 and bit PCR93
in PCR9.
SO1
PCR93
Pin function
0
0
1
1
P93 input pin P93 output pin
—
SO1 output pin
Note: * PMOS on/off can be controlled for the P93/SO1 pin by means of the
SO1PMOS bit in PMR3. For details see 10.2.6, Port Mode Register 3
(PMR3).
P92/SI1
Functions are switched as follows by means of bit SI1* in PMR2 and bit PCR92
in PCR9.
SI1
PCR92
Pin function
0
0
1
1
P92 input pin P92 output pin
—
SI1 input pin
Note: * Before entering power-down mode, if this pin is set to SI1 input pin by
bit SI1 in PMR2, it should be kept from floating by external connection
or should be set to general I/O use by clearing bit SI1 to 0 prior to
state transition.
Rev. 3.00, 12/94, page 146 of 334
Table 7-30 Port 9 Pin Functions (cont)
Pin
Selection Method and Pin Function
P91/SCK1
Functions are switched as follows by means of bit SCK1 in PMR2,* bits
SMR3–SMR0 in serial mode register 1 (SMR1), and bit PCR91 in PCR9.
SCK1
0
SMR13 to 0
—
0
PCR91
Pin function
1
1
Not 1111
1111
—
—
P91 input pin P91 output pin SCK1 output pin SCK1 input pin
Note: * Before entering power-down mode, if this pin is set to SCK1 input pin
by bit SCK1 in PMR2 and bits SMR13 to SMR10 in SMR1, it should
be kept from floating by external connection, or else should be set to
some other use by changing bits SCK1 bit and bits SMR13 to SMR10
prior to state transition.
On setting bits SMR13 to SMR10 in SMR1, see 10.2.1, Serial Mode Register 1
(SMR1).
P90/PWM
Functions are switched as follows by means of bit PWM in PMR2 and bit
PCR90 in PCR9.
PWM
0
PCR90
Pin function
0
1
1
—
P90 input pin P90 output pin
PWM output pin
7.10.4 Pin States
Table 7-31 shows the port 9 pin states in each operating mode.
Table 7-31 Port 9 Pin States
Pins
Reset
Sleep
P97/UD,
P96/SO2,
P95/SI2/CS,
P94/SCK2,
P93/SO1,
P92/SI1,
P91/SCK1,
P90/PWM
High
Contents
impedance or retained
pulled up
Standby
Watch
Subactive
Active
High
impedance
High
impedance
High
impedance
Normal
operation
Rev. 3.00, 12/94, page 147 of 334
7.11 Port A
7.11.1 Overview
Port A is a 2-bit standard I/O. Figure 7-12 shows the pin configuration.
PA 1 (I/O)
Port A
PA 0 (I/O)
Figure 7-12 Port A Pin Configuration
7.11.2 Register Configuration and Description
Table 7-32 shows the port A register configuration.
Table 7-32 Port A Registers
Name
Abbrev.
R/W
Initial Value
Address
Port control register A
PCRA
W
H'FC
H'FFEA
Port data register A
PDRA
R/W
H'FC
H'FFDA
1.
Port control register A (PCRA)
Bit
7
6
5
4
3
2
1
0
—
—
—
—
—
—
PCRA 1
PCRA 0
Initial value
1
1
1
1
1
1
0
0
Read/Write
—
—
—
—
—
—
W
W
PCRA is an 8-bit register for controlling whether each of port A pins PA1 and PA0 functions as an
input or output pin. Setting a PCRA bit to 1 makes the corresponding pin an output pin, while
clearing the bit to 0 makes it an input pin. Bits 7–2 are reserved; they are always read as 1, and
cannot be modified.
PCRA is a write-only register. All bits are read as 1.
Upon reset, PCRA is initialized to H'FC.
Rev. 3.00, 12/94, page 148 of 334
2.
Port data register A (PDRA)
Bit
7
6
5
4
3
2
1
0
—
—
—
—
—
—
PDRA 1
PDRA 0
Initial value
1
1
1
1
1
1
0
0
Read/Write
—
—
—
—
—
—
R/W
R/W
PDRA is an 8-bit register for storing the data of port A pins PA1 and PA0. When port A is read
while PCRA is set to 1, the PDRA values will be read directly, without any influence of the pin
states. When port A is read while PCRA is cleared to 0, the pin states will be read. Bits 7–2 are
reserved; they always read as 1, and cannot be modified.
Upon reset, PDRA is initialized to H'FC.
7.11.3 Pin Functions
Table 7-33 shows the port A pin functions.
Table 7-33 Port A Pin Functions
Pin
Selection Method and Pin Function
PA1, PA0
Functions are switched as follows by means of the bits in PCRA.
PCRAn
0
1
Pin function
PAn input pin
PAn output pin
(n = 1, 0)
7.11.4 Pin States
Table 7-34 shows the port A pin states in each operating mode.
Table 7-34 Port A Pin States
Pins
Reset
Sleep
Standby
Watch
Subactive
Active
PA1, PA0
High
impedance
or pulled up
Contents
retained
High
impedance
High
impedance
High
impedance
Normal
operation
Rev. 3.00, 12/94, page 149 of 334
Rev. 3.00, 12/94, page 150 of 334
Section 8 Timers
8.1 Overview
The H8/3724 and H8/3754 Series provides on chip two prescalers (Prescaler S and Prescaler W)
with different input clocks, and five timers (Timers A through E).
Prescaler S is a 13-bit counter using the system clock (φ = fOSC/2) as its input clock. Its output is
divided among timers A to C and timer E, for which it is used as operating clock.
Prescaler W is a 5-bit counter running on the subclock (φSUB = fX/8). Its divided output is used
for time-base operation by timer A.
Table 8-1 outlines the functions of timers A through E.
Table 8-1 Timer A–E Functions
Name
Functions
Timer A • 8-bit interval timer
• Time base for clock
Timer B • 8-bit reload timer
• Interval operation
possible
Operating Clock
(internal)
Event
Input Pin
Waveform
Output Pin
Remarks
φ8 to φ8192
—
(choice of 8 sources)
—
—
φSUB/32
(choice of 4 overflow
periods)
—
—
P10/IRQ0
φ/8 to φ/8192
(choice of 7 sources)
—
—
P11/IRQ1
φ/8 to φ/8192
(choice of 7 sources)
—
Count-up/
count-down
can be
controlled by
software or
hardware.
• Event counting use
Timer C • 8-bit reload timer
• Interval operation
possible
• Event counting use
• Choice of count-up or
count-down
P16/EVENT —
Timer D • 8-bit event counter
—
Timer E • 8-bit reload timer
—
φ/8 to φ/8192
(choice of 8 sources)
• Interval operation
possible
P15/IRQ5/
TMOE
—
Can output
square wave
with 50%
duty factor
Rev. 3.00, 12/94, page 151 of 334
8.1.1 Prescaler Operation
1.
Prescaler S (PSS)
Prescaler S is a 13-bit counter using the system clock (φ = fOSC/2) as its input clock. It counts
up once per period.
At system reset, prescaler S is initialized to H'0000. Upon return to active mode the count-up
begins.
In standby mode, watch mode, and subactive mode, the system clock (φ) pulse generator
stops, so prescaler S also stops functioning. In such cases its value is reset to H'0000.
The CPU cannot read or write prescaler S data.
The output from prescaler S is shared by timers A–C and E as well as serial communication
interfaces 1 and 2. The divider ratio can be set separately for each on-chip peripheral
function.
2.
Prescaler W (PSW)
Prescaler W is a 5-bit counter using the subclock (φSUB = fX/8) as its input clock.
At system reset, prescaler W is initialized to H'00. Upon return to active mode the count-up
begins.
Even in standby mode, watch mode, or subactive mode, prescaler W continues functioning so
long as clock signals are supplied to pins X1 and X2.
Prescaler W can be reset by setting 1’s in bits TMA3 and TMA2 of timer mode register A
(TMA).
Output from prescaler W can used as the operating clock for timer A, in which case timer A
functions as a time base.
Figure 8-1 shows the clock signals supplied by prescalers S and W to peripheral modules.
Rev. 3.00, 12/94, page 152 of 334
φ /2 to φ /8192
OSC1
OSC2
System
f OSC
clock pulse
generator
Divider
1/2
φ
Timers A to C and E;
serial communication
interface 1 and 2
Prescaler S
φ SUB /32
X1
X2
Subclock
pulse
generator
fX
Divider
1/8
φ SUB
Prescaler W
System clock
selection
(LSON bit in
system control
register 1)
Timer A
CPU, ROM,
RAM, registers,
flags, I/O
Figure 8-1 Clock Supply
Rev. 3.00, 12/94, page 153 of 334
8.2 Timer A
8.2.1 Overview
Timer A is an 8-bit interval timer. It can be connected to a 32.768 kHz crystal oscillator for use as
a clock time base.
1.
Features
The main features of timer A are given below.
2.
•
Runs on any of eight different internal clock sources (φ/8192, φ/4096, φ/2048, φ/512,
φ/256, φ/128, φ/32, φ/8).
•
When timer A is used as a time base, a choice of four overflow periods (2 s, 1 s, 0.5 s,
125 ms) is possible (using a 32.768 kHz crystal oscillator).
•
An interrupt request is raised when the counter overflows.
Block diagram
Figure 8-2 shows a block diagram of timer A.
Prescaler W
(PSW)
1/8
TMA
φ SUB
φ SUB/32
φ
Prescaler S
(PSS)
÷256 ∗
÷128 ∗
÷64 ∗
φ/8192, φ /4096, φ /2048
φ /512, φ /256, φ /128,
φ /32, φ /8
÷16 ∗
TCA
Interval
timer
overflow
IRRTA
Note: * Can be selected only when the input clock to
TCA is the output from prescaler W (φ SUB/32).
Notation:
TMA: Timer mode register A
TCA: Timer counter A
IRRTA: Timer A overflow interrupt request flag (interrupt request register 2)
Figure 8-2 Block Diagram
Rev. 3.00, 12/94, page 154 of 334
Internal data bus
32 kHz
crystal oscillator
3.
Register configuration
Table 8-2 shows the register configuration of timer A.
Table 8-2 Timer A Registers
Name
Abbrev.
R/W
Initial Value
Address
Timer mode register A
TMA
R/W
H'F0
H'FFC0
Timer counter A
TCA
R
H'00
H'FFC1
8.2.2 Register Descriptions
1.
Timer mode register A (TMA)
Bit
7
6
5
4
3
2
1
0
—
—
—
—
TMA3
TMA2
TMA1
TMA0
Initial value
1
1
1
1
0
0
0
0
Read/Write
—
—
—
—
R/W
R/W
R/W
R/W
TMA is an 8-bit read/write register for selecting the prescaler and input clock.
Upon reset, TMA is initialized to H'F0.
Bits 7 to 4: Reserved bits
Bits 7 to 4 are reserved; they are always read as 1, and cannot be modified.
Bit 3: Prescaler select (TMA3)
Bit 3 selects either prescaler S or prescaler W as the clock input source for timer A.
Bit 3
TMA3
Description
0
Prescaler S (PSS) used as clock input source for timer A.
1
Prescaler W (PSW) used as clock input source for timer A.
(initial value)
Rev. 3.00, 12/94, page 155 of 334
Bits 2 to 0: Clock select (TMA2 to TMA0)
Bits 2 to 0 select the clock input to TCA. The selection is made as follows based on the
combination of these and bit TMA3.
Bit 3
TMA3
0
Bit 2
TMA2
0
Bit 1
TMA1
0
1
1
0
1
1
0
0
1
1
0
Bit 0
TMA0
Prescaler divider rate (interval timer)
or overflow period (time base)
Operation mode
0
PSS, φ/8192 (initial value)
Interval timer mode
1
PSS, φ/4096
0
PSS, φ/2048
1
PSS, φ/512
0
PSS, φ/256
1
PSS, φ/128
0
PSS, φ/32
1
PSS, φ8
0
PSW, 2 s
1
PSW, 1 s
0
PSW, 0.5 s
1
PSW, 125 ms
0
PSW and TCA are reset
1
1
Description
0
1
Note: φ = fOSC/2
Rev. 3.00, 12/94, page 156 of 334
Time-base mode
2.
Timer counter A (TCA)
Bit
7
6
5
4
3
2
1
0
TCA7
TCA6
TCA5
TCA4
TCA3
TCA2
TCA1
TCA0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R
R
R
R
R
R
R
R
TCA is an 8-bit read-only up-counter, which is incremented by internal clock input. The clock
source for input to this counter is selected by bits TMA3 to TMA0 in timer mode register A
(TMA). TCA values can be read by the CPU at any time.
TCA is cleared by setting bits TMA3 and TMA2 of TMA to 1.
When TCA overflows, the IRRTA bit in interrupt request register 2 (IRR2) is set to 1.
Upon reset, TCA is initialized to H'00.
8.2.3 Timer Operation
Timer A is an 8-bit timer which can be used either as an interval timer or, if a 32.768 kHz crystal
oscillator is connected, as a clock time base.
1.
Operation as interval timer
When bit TMA3 in timer mode register A (TMA) is cleared to 0, timer A functions as an
8-bit interval timer.
Upon reset, timer counter A (TCA)TCA is reset to H'00 and bit TMA3 is cleared to 0, so
count-up resumes immediately after reset, without stopping operation as an interval counter.
The clock signal on which timer A runs is set by bits TMA2 to 0 in TMA; any of eight
internal clock signals output by prescaler S can be selected.
After the count value in TCA reaches H'FF, the next clock signal input causes timer A to
overflow, setting bit IRRTA to 1 in interrupt request register 2 (IRR2). If bit IENTA = 1 in
interrupt enable register 2 (IENR2), an interrupt is requested of the CPU.*
At overflow, the TCA count value goes back to H'00, and count-up begins anew. In other
words, in this mode timer A functions as an interval timer that generates an overflow output at
regular intervals of 256 input clock pulses.
Note: * For details on interrupts, see 3.2.2, Interrupts.
Rev. 3.00, 12/94, page 157 of 334
2.
Operation as clock time base
When bit TMA3 in TMA is set to 1, timer A functions as a time base for a time clock.
The overflow period of timer A is set by bits TMA1 and 0 in TMA. A choice of four periods is
available, based on the clock signals output by prescaler W.
3.
Count initialization
When bits 3 and 2 of TMA are both set to 1, PSW and TCA are initialized (i.e., cleared to 0 and
stopped). From this initialized state, if 1, 0 are written to bits 3 and 2, respectively, Timer A
begins counting from 0 in time base mode.
From the initialized state, if 0, 1 or 0, 0 is written to TMA bits 3 and 2, timer A begins counting
from 0 in interval timer mode. However, since prescaler S (PSS) has not been initialized, the time
period between writing to bits 3 and 2 and the first count of timer operation will vary.
Rev. 3.00, 12/94, page 158 of 334
8.3 Timer B
8.3.1 Overview
Timer B is an 8-bit up-counter, which counts up each time a clock pulse is input. This timer has
two operation modes, interval and auto reload.
1.
Features
The main features of timer B are given below.
2.
•
Runs on any of seven internal clock sources (φ/8192, φ/2048, φ/512, φ/256, φ/128, φ/32,
φ/8) or an external clock (can be used to count external events).
•
An interrupt request is raised when the counter overflows.
Block diagram
Figure 8-3 shows a block diagram of timer B.
φ
IRQ 0
Prescaler S
(13 bits)
TCB
Internal data bus
TMB
TLB
Notation:
TMB: Timer mode register B
TCB: Timer counter B
TLB:
Timer load register B
IRRTB: Timer B overflow interrupt request flag (interrupt request register 2)
IRRTB
Figure 8-3 Block Diagram
Rev. 3.00, 12/94, page 159 of 334
3.
Pin configuration
Table 8-3 shows the timer B pin configuration.
Table 8-3 Pin Configuration
Name
Abbrev.
I/O
Function
Event input pin
P10/IRQ0
Input
Timer B event input
4.
Register configuration
Table 8-4 shows the register configuration of timer B.
Table 8-4 Timer B Registers
Name
Abbrev.
R/W
Initial Value
Address
Timer mode register B
TMB
R/W
H'78
H'FFC2
Timer counter B
TCB
R
H'00
H'FFC3
Timer load register B
TLB
W
H'00
H'FFC3
8.3.2 Register Descriptions
1.
Timer mode register B (TMB)
Bit
7
6
5
4
3
2
1
0
TMB7
—
—
—
—
TMB2
TMB1
TMB0
Initial value
0
1
1
1
1
0
0
0
Read/Write
R/W
—
—
—
—
R/W
R/W
R/W
TMB is an 8-bit read/write register for selecting the auto-reload function and input clock.
Upon reset, TMB is initialized to H'78.
Bit 7: Auto-reload function select (TMB7)
Bit 7 selects whether timer B is used as a internal timer or auto-reload timer.
Bit 7
TMB7
Description
0
Interval timer function selected.
1
Auto-reload function selected.
Rev. 3.00, 12/94, page 160 of 334
(initial value)
Bits 6 to 3: Reserved bits
Bits 6 to 3 are reserved; they always read as 1, and cannot be modified.
Bits 2 to 0: Clock select (TMB2 to TMB0)
Bits 2 to 0 select the clock input to TCB. External clock counting can be triggered by either the
rising or falling edge of clock input.
Bit 2
TMB2
Bit 1
TMB1
Bit 0
TMB0
Description
0
0
0
Internal clock: count using φ/8192.
0
0
1
Internal clock: count using φ/2048.
0
1
0
Internal clock: count using φ/512.
0
1
1
Internal clock: count using φ/256.
1
0
0
Internal clock: count using φ/128.
1
0
1
Internal clock: count using φ/32.
1
1
0
Internal clock: count using φ/8.
1
1
1
External clock (P10/IRQ0): count from rising or falling edge.*
(initial value)
Note: * External clock edge selection is made by setting bit IEG0 in the IRQ edge select register
(IEGR). For details see 3.2.3 2, IRQ edge select register (IEGR).
2.
Timer counter B (TCB)
Bit
7
6
5
4
3
2
1
0
TCB7
TCB6
TCB5
TCB4
TCB3
TCB2
TCB1
TCB0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R
R
R
R
R
R
R
R
TCB is an 8-bit read-only up-counter, which is incremented by internal or external clock input.
The clock source for input to this counter is selected by bits TMB2 to TMB0 in timer mode
register B (TMB). TCB values can be read by the CPU at any time.
When TCB overflows from H'FF to H'00 or to the value set in TLB, the IRRTB bit in interrupt
request register 2 (IRR2) is set to 1.
TCB is allocated to the same address as timer load register B (TLB).
Upon reset, TCB is initialized to H'00.
Rev. 3.00, 12/94, page 161 of 334
3.
Timer load register B (TLB)
Bit
7
6
5
4
3
2
1
0
TLB7
TLB6
TLB5
TLB4
TLB3
TLB2
TLB1
TLB0
Initial value
0
0
0
0
0
0
0
0
Read/Write
W
W
W
W
W
W
W
W
TLB is an 8-bit write-only register for setting the reload value of timer counter B (TCB).
When a reload value is set in TLB, at the same time this value is loaded to timer counter B (TCB)
as well, and TCB starts counting up from that value. When TCB overflows during operation in
auto-reload mode, the TLB value is loaded in TCB. Accordingly, overflow periods can be set
within the range of 1 to 256 input clocks.
The same address is allocated to TLB as to TCB.
Upon reset, TLB is initialized to H'00.
8.3.3 Timer Operation
Timer B is an 8-bit multifunction timer. It can be used as an interval or auto-reload timer, or,
depending on the input pin combination, as an event counter.
1.
Timer B operation modes
Timer B is an 8-bit up-counter which is incremented each time a clock pulse is input. The
two operation modes, interval and auto-reload, are explained below.
•
Operation as interval timer
When bit TMB7 in timer mode register B (TMB) is cleared to 0, timer B functions as
an 8-bit interval timer.
Upon reset, timer counter B (TCB) is reset to H'00 and bit TMB7 is cleared to 0, so count-up
resumes immediately after reset, without stopping operation as an interval counter. The clock
signal on which timer B runs is set by bits TMB2 to TMB0 in TMB; any of seven internal
clock signals output by prescaler S can be selected, or an external clock input at pin
P10/IRQ0.
After the count value in TCB reaches H'FF, the next clock signal input causes timer B to
overflow, setting bit IRRTB to 1 in interrupt request register 2 (IRR2). If bit IENTB = 1 in
interrupt enable register 2 (IENR2), an interrupt is requested of the CPU.*
At overflow, the TCB count value goes back to H'00, and count-up begins anew.
Rev. 3.00, 12/94, page 162 of 334
When timer B is functioning as an interval timer (bit TMB7 = 0) and a value is set in timer
load register B (TLB), this value is loaded at the same time in TCB.
Note: * For details on interrupts, see 3.2.2, Interrupts.
•
Operation as auto-reload timer
Setting bit TMB7 in TMB to 1 causes timer B to function as an 8-bit auto-reload timer.
When a reload value is set in TLB, that value is loaded at the same time to TCB, becoming
the value from which TCB starts its count.
After the count value in TCB reaches H'FF, the next clock signal input causes timer B to
overflow. The TLB value is then loaded to TCB, and the count continues from that value.
This means that overflow periods can be set within a range from 1 to 256 input clocks,
depending on the TLB value.
The explanation of operation clock sources and interrupts in auto-reload mode is the same as
for interval mode.
In auto-reload mode (bit TMB7 = 1), resetting the TLB value also initializes TCB.
2.
Operation on external clock
Timer B can operate on an external clock input at pin P10/IRQ0. External clock operation is
selected by setting bits TMB2–0 in timer mode register B to all 1’s (111). The TCB count is
triggered by either the rising or falling edge of input at pin P10/IRQ0.
When timer B is used to count external event input, bit IRQC0 in port mode register 1
(PMR1) should be set to 1, and bit IEN0 in interrupt enable register 1 (IENR1) should be
cleared to 0 to disable interrupt requests at IRQ0.
Rev. 3.00, 12/94, page 163 of 334
8.4 Timer C
8.4.1 Overview
Timer C is an 8-bit up/down counter that counts up or down for every input clock pulse. This
timer has two operation modes, interval and auto reload.
1.
Features
The main features of timer C are given below.
2.
•
Runs on any of seven internal clock sources (φ/8192, φ/2048, φ/512, φ/256, φ/128, φ/32,
φ/8) or an external clock (can be used to count external events).
•
An interrupt request is raised when the counter overflows.
•
Can be switched between up- and down-counting by software or hardware control.
Block diagram
Figure 8-4 shows a block diagram of timer C.
Prescaler S
TMC
UD
TCC
IRQ 1
Internal data bus
φ
TLC
Notation:
TMC: Timer mode register C
TCC: Timer counter C
TLC: Timer load register C
IRRTC: Timer C overflow interrupt request flag (interrupt request register 2)
Figure 8-4 Block Diagram
Rev. 3.00, 12/94, page 164 of 334
IRRTC
3.
Pin configuration
Table 8-5 shows the timer C pin configuration.
Table 8-5 Pin Configuration
Name
Abbrev.
I/O
Function
Event input pin
P11/IRQ1
Input
Timer C event input
Up-/down-count selection pin
P97/UD
Input
Timer C up/down control
4.
Register configuration
Table 8-6 shows the register configuration of timer C.
Table 8-6 Timer C Registers
Name
Abbrev.
R/W
Initial Value
Address
Timer mode register C
TMC
R/W
H'18
H'FFC4
Timer counter C
TCC
R
H'00
H'FFC5
Timer load register C
TLC
W
H'00
H'FFC5
8.4.2 Register Descriptions
1.
Timer mode register C (TMC)
Bit
7
6
5
4
3
2
1
0
TMC7
TMC6
TMC5
—
—
TMC2
TMC1
TMC0
Initial value
0
0
0
1
1
0
0
0
Read/Write
R/W
R/W
R/W
—
—
R/W
R/W
R/W
TMC is an 8-bit read/write register for auto-reload function selection, counter up/down control,
and input clock selection.
Upon reset, TMC is initialized to H'18.
Rev. 3.00, 12/94, page 165 of 334
Bit 7: Auto-reload function select (TMC7)
Bit 7 selects whether timer C is used as an interval timer or auto-reload timer.
Bit 7
TMC7
Description
0
Interval timer function selected.
1
Auto-reload function selected.
(initial value)
Bit 6: Counter up/down control 1 (TMC6)
This bit selects whether up/down control of timer counter C (TCC) is by hardware control using
pin P97/UD, or by software control using bit TMC5.
Bit 5: Counter up/down control 2 (TMC5)
This bit selects whether TCC is used for counting up or down. Its setting is valid when bit
TMC6 = 0.
Bits TMC6 and TMC5 are set as follows.
Bit 6
TMC6
Bit 5
TMC5
Description
0
0
TCC is used as an up-counter.
0
1
TCC is used as a down-counter.
1
*
TCC up/down control is by input at pin P97/UD. TCC is a down-counter if
UD pin input is high level, and an up-counter if UD input is low level.
Note: * Don’t care.
Bits 4 and 3: Reserved bits
Bits 4 and 3 are reserved; they are always read as 1, and cannot be modified.
Bits 2 to 0: Clock select (TMC2 to TMC0)
Rev. 3.00, 12/94, page 166 of 334
(initial value)
Bits 2 to 0 select the clock input to TCC. External clock counting can be triggered by either the
rising or falling edge of clock input.
Bit 2
TMC2
Bit 1
TMC1
Bit 0
TMC0
Description
0
0
0
Internal clock: count using φ/8192.
0
0
1
Internal clock: count using φ/2048.
0
1
0
Internal clock: count using φ/512.
0
1
1
Internal clock: count using φ/256.
1
0
0
Internal clock: count using φ/128.
1
0
1
Internal clock: count using φ/32.
1
1
0
Internal clock: count using φ/8.
1
1
1
External clock (P11/IRQ1): count from rising or falling edge.*
(initial value)
Note: * External clock edge selection is made by setting bit IEG1 in the IRQ edge select register
(IEGR). For details see 3.2.3 2, IRQ edge select register (IEGR).
2.
Timer counter C (TCC)
Bit
7
6
5
4
3
2
1
0
TCC7
TCC6
TCC5
TCC4
TCC3
TCC2
TCC1
TCC0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R
R
R
R
R
R
R
R
TCC is an 8-bit read-only up-/down-counter, which is incremented or decremented by internal or
external clock input. The clock source for input to this counter is selected by bits TMC2 to TMC0
in timer mode register C (TMC). TCC values can be read by the CPU at any time.
When TCC overflows (from H'FF to H'00 or to the value set in TLC) or underflows (from H'00 to
H'FF or to the value set in TLC), the IRRTC bit in interrupt request register 2 (IRR2) is set to 1.
TCC is allocated to the same address as timer load register C (TLC).
Upon reset, TCC is initialized to H'00.
Rev. 3.00, 12/94, page 167 of 334
3.
Timer load register C (TLC)
Bit
7
6
5
4
3
2
1
0
TLC7
TLC6
TLC5
TLC4
TLC3
TLC2
TLC1
TLC0
Initial value
0
0
0
0
0
0
0
0
Read/Write
W
W
W
W
W
W
W
W
TLC is an 8-bit write-only register for setting the reload value of TCC.
When a reload value is set in TLC, at the same time this value is loaded to timer counter C (TCC)
as well, and TCC starts counting up or down from that value. When TCC overflows or
underflows during operation in auto-reload mode, the TLC value is loaded in TCC. Accordingly,
overflow and underflow periods can be set within the range of 1 to 256 input clocks.
The same address is allocated to TLC as to TCC.
Upon reset, TLC is initialized to H'00.
8.4.3 Timer Operation
Timer C is an 8-bit multifunction timer. It can be used as an interval or auto-reload timer, or,
depending on the input pin combination, as an event counter.
1.
Timer C operation modes
Timer C is an 8-bit up-/down-counter which is incremented or decremented each time a clock
pulse is input. The two operation modes, interval and auto-reload, are explained below.
•
Operation as interval timer
When bit TMC7 in timer mode register C (TMC) is cleared to 0, timer C functions as an
8-bit interval timer.
Upon reset, timer counter C (TCC) is initialized to H'00 and TMC to H'18, so count-up
resumes immediately after reset, without stopping operation as an interval counter. The clock
signal on which timer C runs is set by bits TMC2 to TMC0 in TMC; any of seven internal
clock signals output by prescaler S can be selected, or an external clock input at pin
P11/IRQ1.
Either software or hardware control can be used to determine whether TCC counts up or
down, depending on the setting of bit TMC6 in TMC. When software control is selected, the
up/down setting is made in bit TMC5. Hardware control is by pin P97/UD.
Rev. 3.00, 12/94, page 168 of 334
After the count value in TCC reaches H'FF (H'00), the next clock signal input causes timer C
to overflow (underflow), setting bit IRRTC to 1 in interrupt request register 2 (IRR2). If bit
IENTC = 1 in interrupt enable register 2 (IENR2), an interrupt is requested of the CPU.*
At overflow (underflow), the TCC count value goes back to H'00 (H'FF), and count-up or
count-down begins anew.
When timer C is functioning as an interval timer (bit TMC7 = 0) and a value is set in timer
load register C (TLC), this value is loaded at the same time in TCC.
Note: * For details on interrupts, see 3.2.2, Interrupts.
•
Operation as auto-reload timer
Setting bit TMC7 in TMC to 1 causes timer C to function as an 8-bit auto-reload timer.
When a reload value is set in TLC, that value is loaded at the same time to TCC, becoming
the value from which TCC starts its count.
After the count value in TCC reaches H'FF (H'00), the next clock signal input causes timer C
to overflow (underflow). The TLC value is then loaded to TCC, and the count continues from
that value. This means that overflow (underflow) periods can be set within a range from 1 to
256 input clocks, depending on the TLC value.
The explanation of operation clock sources, up/down control, and interrupts in auto-reload
mode is the same as for interval mode.
In auto-reload mode (bit TMC7 = 1), resetting the TLC value also initializes TCC.
2.
Operation on external clock
Timer C can operate on an external clock input at pin P11/IRQ1. External clock operation is
selected by setting bits TMC2 to TMC0 in timer mode register C to all 1’s (111). The TCC
count is triggered by either the rising or falling edge of input at pin P11/IRQ1.
When timer C is used to count external event input, bit IRQC1 in port mode register 1
(PMR1) should be set to 1, and bit IEN1 in interrupt enable register 1 (IENR1) should be
cleared to 0 to disable interrupt requests at IRQ1.
3.
TCC up/down control by hardware
TCC up/down control for timer C can be by input at pin P97/UD. When bit TMC6 in TMC is
set to 1, a high-level input at the UD pin selects a down-counter, while a low-level input
changes it to an up-counter.
Rev. 3.00, 12/94, page 169 of 334
When using input at pin UD for this control, set the UP/DOWN bit in port mode register 2
(PMR2) to 1.
8.5 Timer D
8.5.1 Overview
Timer D is an 8-bit event counter, which is incremented each time an external event is input.
Counting of external events can be triggered by the rising or falling edge of that input.
1.
Features
The main features of timer D are given below.
•
Choice of rising or falling edge for external event counting.
•
An interrupt request is raised when the counter overflows.
2.
Block diagram
Figure 8-5 shows a block diagram of timer D
EVENT
TCD
Internal data bus
TMD
Notation:
TMD: Timer mode register D
IRRTD
TCD: Timer counter D
IRRTD: Timer D overflow interrupt request flag (interrupt request register 2)
Figure 8-5 Block Diagram
Rev. 3.00, 12/94, page 170 of 334
3.
Pin configuration
Table 8-7 shows the timer D pin configuration.
Table 8-7 Pin Configuration
Name
Abbrev.
I/O
Function
Event input pin
P16/EVENT
Input
Timer D event input
4.
Register configuration
Table 8-8 shows the register configuration of timer D.
Table 8-8 Timer D Registers
Name
Abbrev.
R/W
Initial Value
Address
Timer mode register D
TMD
R/W*
H'7E
H'FFC6
Timer counter D
TCD
R
H'00
H'FFC7
Note: * Writing to bit 7 of TMD is possible only when writing 1 to clear the counter.
8.5.2 Register Descriptions
1.
Timer mode register D (TMD)
Bit
7
6
5
4
3
2
1
0
CLR
—
—
—
—
—
—
EDG
Initial value
0
1
1
1
1
1
1
0
Read/Write
W
—
—
—
—
—
—
R/W
TMD is an 8-bit read/write register for clearing timer counter D (TCD), and for selecting whether
input at the external event pin is sensed at the rising or falling edge.
Bit 7: Counter clear (CLR)
Bit 7 initializes TCD to H'00.
Bit 7
CLR
Description
0
After 1 is written to this bit to initialize TCD, it is cleared to 0 by
hardware.
1
Initializes TCD to H'00.
(initial value)
Rev. 3.00, 12/94, page 171 of 334
Bits 6 to 1: Reserved bits
Bits 6 to 1 are reserved; they always read as 1, and cannot be modified.
Bit 0: Edge select (EDG)
Bit 0 selects the rising or falling edge of input at external event pin P16/EVENT.
Bit 0
EDG
Description
0
TCD count-up starts at falling edge of input at pin P16/EVENT.
1
TCD count-up starts at rising edge of input at pin P16/EVENT.
2.
(initial value)
Timer counter D (TCD)
Bit
7
6
5
4
3
2
1
0
TCD7
TCD6
TCD5
TCD4
TCD3
TCD2
TCD1
TCD0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R
R
R
R
R
R
R
R
TCD is an 8-bit read-only up-counter, which is incremented by external clock input at pin
P16/EVENT. The rising or falling edge of clock input is selected by the EDG bit in timer mode
register D (TMD). TCD values can be read by the CPU at any time.
When TCD overflows from H'FF to H'00, the IRRTD bit in interrupt request register 2 (IRR2) is
set to 1.
Upon reset, TCD is initialized to H'00.
Rev. 3.00, 12/94, page 172 of 334
8.5.3 Timer Operation
1.
Operation on external clock
Timer D operates on external clock input at pin P16/EVENT, used as an event input pin. The
rising or falling edge of this input is selected by the EDG bit in timer mode register D (TMD).
After the count value in TCD reaches H'FF, the next clock signal input causes timer D to
overflow, setting bit IRRTD in interrupt request register 2 (IRR2) to 1 . If bit IENTD = 1 in
interrupt enable register 2 (IENR2), an interrupt is requested of the CPU.*
At overflow, the TCD count value goes back to H'00, and count-up begins anew.
TCD can be cleared by setting 1 in the CLR bit of TMD.
When external event input is used, the EVENT bit in port mode register 1 (PMR1) should be
set to 1.
Note: * For details on interrupts, see 3.2.2, Interrupts.
Rev. 3.00, 12/94, page 173 of 334
8.6 Timer E
8.6.1 Overview
Timer E is an 8-bit up-counter, which counts up each time a clock pulse is input. This timer has
two operation modes, interval and auto reload. In addition, it can output a square wave with a
50% duty factor, using overflow signals or prescaler S signals.
1.
Features
The main features of timer E are given below.
•
Runs on any of eight internal clock sources (φ/8192, φ/4096, φ/2048, φ/512, φ/256, φ/128,
φ/32, φ/8).
•
An interrupt request is raised when the counter overflows.
•
Prescaler signals can be divided to produce a fixed-frequency output with a 50% duty factor.
When φ = 4 MHz, output is 1.95 kHz or 3.9 kHz.
When φ = 2 MHz, output is 0.98 kHz or 1.95 kHz.
•
Using overflow signals, it can produce square wave output of any frequency with a 50% duty
factor.
Rev. 3.00, 12/94, page 174 of 334
2.
Block diagram
Figure 8-6 shows a block diagram of timer E.
TME
φ
Prescaler S
Internal data bus
TLE
TCE
Notation:
TME: Timer mode register E
TCE: Timer counter E
TLE: Timer load register E
IRRTE: Timer E overflow interrupt request flag (interrupt request register 2)
IRRTE
Latched to
TMOE output
Figure 8-6 Block Diagram
3.
Pin configuration
Table 8-9 shows the timer E pin configuration.
Table 8-9 Pin Configuration
Name
Abbrev.
I/O
Function
Timer E waveform output pin
P15/IRQ5/TMOE
Output
Timer E output
Rev. 3.00, 12/94, page 175 of 334
4.
Register configuration
Table 8-10 shows the register configuration of timer E.
Table 8-10 Timer E Registers
Name
Abbrev.
R/W
Initial Value
Address
Timer mode register E
TME
R/W
H'78
H'FFC8
Timer counter E
TCE
R
H'00
H'FFC9
Timer load register E
TLE
W
H'00
H'FFC9
Port mode register 4
PMR4
R/W
H'0F
H'FFEE
8.6.2 Register Descriptions
1.
Timer mode register E (TME)
Bit
7
6
5
4
3
2
1
0
TME7
—
—
—
—
TME2
TME1
TME0
Initial value
0
1
1
1
1
0
0
0
Read/Write
R/W
—
—
—
—
R/W
R/W
R/W
TME is an 8-bit read/write register for selecting the auto-reload function and input clock.
Upon reset, TME is initialized to H'78.
Bit 7: Auto-reload function select (TME7)
Bit 7 selects whether timer E is used as an interval timer or auto-reload timer.
Bit 7
TME7
Description
0
Interval timer function selected.
1
Auto-reload function selected.
Bits 6 to 3: Reserved bits
Bits 6 to 3 are reserved; they always read as 1, and cannot be modified.
Rev. 3.00, 12/94, page 176 of 334
(initial value)
Bits 2 to 0: Clock select (TME2 to TME0)
Bits 2 to 0 select the clock input to TCE.
Bit 2
TME2
Bit 1
TME1
Bit 0
TME0
Description
0
0
0
Internal clock: count using φ/8192.
0
0
1
Internal clock: count using φ/4096.
0
1
0
Internal clock: count using φ/2048.
0
1
1
Internal clock: count using φ/512.
1
0
0
Internal clock: count using φ/256.
1
0
1
Internal clock: count using φ/128.
1
1
0
Internal clock: count using φ/32.
1
1
1
Internal clock: count using φ/8.
2.
(initial value)
Timer counter B (TCE)
Bit
7
6
5
4
3
2
1
0
TCE7
TCE6
TCE5
TCE4
TCE3
TCE2
TCE1
TCE0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R
R
R
R
R
R
R
R
TCE is an 8-bit read-only up-counter, which is incremented by internal clock input. The clock
source for input to this counter is selected by bits TME2 to TME0 in timer mode register E
(TME). TCE values can be read by the CPU at any time.
When TCE overflows from H'FF to H'00 or to the value set in TLE, the IRRTE bit in interrupt
request register 2 (IRR2) is set to 1.
TCE is allocated to the same address as timer load register E (TLE).
Upon reset, TCE is initialized to H'00.
Rev. 3.00, 12/94, page 177 of 334
3.
Timer load register E (TLE)
Bit
7
6
5
4
3
2
1
0
TLE7
TLE6
TLE5
TLE4
TLE3
TLE2
TLE1
TLE0
Initial value
0
0
0
0
0
0
0
0
Read/Write
W
W
W
W
W
W
W
W
TLE is an 8-bit write-only register for setting the reload value of TCE.
When a reload value is set in TLE, at the same time this value is loaded to timer counter E (TCE)
as well, and TCE starts counting up from that value. When TCE overflows during operation in
auto-reload mode, the TLE value is loaded in TCE. Accordingly, overflow periods can be set
within the range of 1 to 256 input clocks.
The same address is allocated to TLE as to TCE.
Upon reset, TLE is initialized to H'00.
4.
Port mode register 4 (PMR4)
Bit
7
6
5
4
3
2
1
0
TEO
TEO ON
FREQ
VRFR
—
—
—
—
Initial value
0
0
0
0
1
1
1
1
Read/Write
R/W
R/W
R/W
R/W
—
—
—
—
PMR4 is an 8-bit read/write register, for switching functions of pin P15/IRQ5/TMOE and for
controlling waveform output from pin TMOE.
Upon reset, PMR4 is initialized to H'0F.
Rev. 3.00, 12/94, page 178 of 334
Bit 7: Timer E output function select (TEO)
Bit 6: Timer E output on/off (TEO ON)
Bit 5: Fixed frequency select (FREQ)
Bit 4: Variable frequency select (VRFR)
Functions of pin P15/IRQ5/TMOE are switched as follows, according to the values in bits 7 to 4 of
PMR4 and in bit IRQC5 of port mode register 1 (PMR1).
PMR1
PMR4
Description
Bit 5
IRQC5
Bit 7
TEO
Bit 6
Bit 5
TEO ON FREQ
Bit 4
VRFR
Pin Function
Pin State
0
0
0
0
0
P15 pin
Standard I/O port (initial value)
0
0
*
*
*
P15 pin
Standard I/O port
0
1
0
*
*
TMOE output pin Low-level output
(off)
0
1
1
0
0
TMOE output pin Fixed-frequency output:
(on)
(φ/2048)
1.95 kHz (φ = 4 MHz)
0.98 kHz (φ = 2 MHz)
0
1
1
1
0
TMOE output pin Fixed-frequency output:
(on)
(φ/1024)
3.9 kHz (φ = 4 MHz)
1.95 kHz (φ = 2 MHz)
0
1
1
*
1
TMOE output pin Variable-frequency output:
(on)
toggled by Timer E overflow
1
*
*
*
*
IRQ5 input pin
External interrupt input
Note: * Don’t care.
Bits 3 to 0: Reserved bits
Bits 3 to 0 are reserved; they always read as 1, and cannot be modified.
Rev. 3.00, 12/94, page 179 of 334
8.6.3 Timer Operation
Timer E is an 8-bit up-counter, which counts up each time a clock pulse is input. It functions as
an interval or auto-reload timer. It can also output a square wave having a 50% duty factor. Each
of these operation modes is explained below.
1.
Operation as interval timer
When bit TME7 in timer mode register E (TME) is cleared to 0, timer E functions as an 8-bit
interval timer.
Upon reset, timer counter E (TCE) is reset to H'00 and bit TME7 is cleared to 0, so count-up
resumes immediately after reset, without stopping operation as an interval counter. The clock
signal on which timer E runs is set by bits TME2 to TME0 in TME; any of eight internal
clock signals output by prescaler S can be selected.
After the count value in TCE reaches H'FF, the next clock signal input causes timer E to
overflow, setting bit IRRTE to 1 in interrupt request register 2 (IRR2). If bit IENTE = 1 in
interrupt enable register 2 (IENR2), an interrupt is requested of the CPU.*
At overflow, the TCE count value goes back to H'00, and count-up begins anew.
When timer E is functioning as an interval timer (bit TME7 = 0) and a value is set in timer
load register E (TLE), this value is loaded at the same time in TCE.
Note: * For details on interrupts, see 3.2.2, Interrupts.
2.
Operation as auto-reload timer
Setting bit TME7 in TME to 1 causes timer E to function as an 8-bit auto-reload timer. When
a reload value is set in TLE, that value is loaded at the same time to TCE, becoming the value
from which TCE starts its count.
After the count value in TCE reaches H'FF, the next clock signal input causes timer E to
overflow. The TLE value is then loaded to TCE, and the count continues from that value.
This means that overflow periods can be set within a range from 1 to 256 input clocks,
depending on the TLE value.
The explanation of operation clock sources and interrupts in auto-reload mode is the same as
for interval mode.
In auto-reload mode (bit TME7 = 1), resetting the TLE value also initializes TCE.
Rev. 3.00, 12/94, page 180 of 334
3.
Square wave output
A 50% duty square wave can be output at pin P15/IRQ5/TMOE, as set in port mode register 4
(PMR4) and in bit IRQC5 in port mode register 1 (PMR1). When bit VRFR = 0 in PMR4,
the square wave has a fixed frequency as designated in the FREQ bit. For details on the
frequencies that can be output, see 8.6.2 4, Port mode register 4 (PMR4).
When bit VRFR = 1, timer E overflow results in a toggle output alternating between low and
high level (see figure 8-7). The overflow period is selected in timer load register E (TLE),
with timer E operating in auto-reload mode (bit TME7 = 1). The operating clock can be
selected by means of bits TME2 to TME0, resulting in a waveform output of any desired
frequency within the range shown in table 8-11.
Timer E value = H'FF
TLE value
(auto-reload mode selected)
TMOE output waveform
Timer E interrupt request
Figure 8-7 Square Wave Output Triggered by Timer E Overflow
Rev. 3.00, 12/94, page 181 of 334
Table 8-11 Frequencies of Output Waveforms Triggered by Timer E Overflow
Output Waveform (φ = 2 MHz)
1 Count (TLE = H'FF) × 2
256 Counts (TLE = H'00) × 2
Internal Clock
Count Time
Output Frequency
Count Time
Output Frequency
φ/8 (250 kHz)
8 µs
125 kz
2024 µs
488.3 Hz
φ/32 (62.5 kHz)
32 µs
31.25 kHz
8192 µs
122.1 Hz
φ/128 (15.62 kHz)
128 µs
7.8125 kHz
32.768 ms
30.5 Hz
φ/256 (7.8125 kHz)
256 µs
3.9063 kHz
65.536 ms
15.3 Hz
φ/512 (3.9062 kHz)
512 µs
1.9531 kHz
131.072 ms
7.63 Hz
φ/2048 (976.5 Hz)
2.048 ms
488.3 Hz
524.288 ms
1.91 Hz
φ/4096 (488.2 Hz)
4.096 ms
244.1 Hz
1048.576 ms 0.95 Hz
φ/8192 (244.1 Hz)
8.192 ms
122.1 Hz
2097.152 ms 0.477 Hz
Output Waveform (φ = 4 MHz)
1 Count (TLE = H'FF) × 2
256 Counts (TLE = H'00) × 2
Internal Clock
Count Time
Output Frequency
Count Time
Output Frequency
φ/8 (500 kHz)
4 µs
250 kz
1024 µs
976.6 Hz
φ/32 (125 kHz)
16 µs
62.5 kHz
4096 µs
244.1 Hz
φ/128 (31.25 kHz)
64 µs
15.625 kHz
16.384 ms
61.0 Hz
φ/256 (15.625 kHz)
128 µs
7.8125 kHz
32.768 ms
30.5 Hz
φ/512 (7.8125 kHz)
256 µs
3.9063 kHz
65.536 ms
15.3 Hz
φ/2048 (1.963 Hz)
1.024 ms
976.6 Hz
262.144 ms
3.8 Hz
φ/4096 (976.52 Hz)
2.048 ms
488.3 Hz
524.288 ms
1.91 Hz
φ/8192 (488.2 Hz)
4.096 ms
244.1 Hz
1048.576 ms 0.95 Hz
Rev. 3.00, 12/94, page 182 of 334
8.7 Interrupts
Timer A–E interrupts are raised when a timer overflows (underflows). Each timer is assigned its
own vector address The priority of interrupts is in the order of timer A (high) to timer E (low).
Further details are given in 3.2.2, Interrupts, table 3-2, Interrupt Sources.
When an interrupt is raised in timers A–E, the corresponding bit IRRTA–IRRTE in interrupt
request register 2 (IRR2) is set to 1. These interrupt flags are not cleared even if the interrupt is
accepted. They must be cleared to 0 by software in the interrupt handler routine.
Interrupts for each timer may be enabled or disabled independently by means of bits
IENTA–IENTE in interrupt enable register 2 (IENR2).
For further details see 3.2.3, Interrupt Control Registers.
8.8 Application Notes
Even when the EVENT bit in port mode register 1 (PMR1) is set for use of pin P16/EVENT as
P16 pin, it is possible that reading the P16 pin may cause timer D to be incremented. When using
timer D, be sure to clear timer counter D (TCD) by means of the CLR bit in timer mode register D
(TMD).
Rev. 3.00, 12/94, page 183 of 334
Rev. 3.00, 12/94, page 184 of 334
Section 9 14-Bit PWM
9.1 Overview
The H8/3724 and H8/3754 Series LSIs are provided with a 14-bit PWM (pulse width modulator)
on chip, which can be used as an digital-to-analog converter by connecting a low pass filter.
9.1.1 Features
Features of the 14-bit PWM are as follows.
•
•
Choice of two conversion periods
A conversion period of 32768/φ, with a minimum modulation width of 2/φ (PWCR0 = 1), or a
conversion period of 16384/φ, with a minimum modulation width of 1/φ (PWCR0 = 0), can be
chosen.
Pulse division method for less ripple
9.1.2 Block Diagram
Figure 9-1 gives a block diagram of the 14-bit PWM.
PWDRL
φ /2
φ /4
Internal data bus
PWDRU
PWM waveform
generator
P90 /PWM
Notation:
PWDRL: PWM data register L
PWDRU: PWM data register U
PWCR: PWM control register
PMR2: Port mode register 2
PWCR0
PMR2 (bit 0)
PWCR
Figure 9-1 Block Diagram
Rev. 3.00, 12/94, page 185 of 334
9.1.3 Pin Configuration
Table 9-1 shows the output pin assigned to the 14-bit PWM.
Table 9-1 Pin Configuration
Name
Abbrev.
I/O
Function
PWM waveform output pin
PWM
Output
PWM waveform output
9.1.4 Register Configuration
Table 9-2 shows the register configuration of the 14-bit PWM.
Table 9-2 Register Configuration
Name
Abbrev.
R/W
Initial Value
Address
PWM control register
PWCR
W
H'FE
H'FFCC
PWM data register U
PWDRU
W
H'C0
H'FFCD
PWM data register L
PWDRL
W
H'00
H'FFCE
Rev. 3.00, 12/94, page 186 of 334
9.2 Register Descriptions
9.2.1 PWM Control Register (PWCR)
Bit
7
6
5
4
3
2
1
0
—
—
—
—
—
—
—
PWCR0
Initial value
1
1
1
1
1
1
1
0
Read/Write
—
—
—
—
—
—
—
W
PWCR is an 8-bit write-only register for input clock selection.
Upon reset, PWCR is initialized to H'FE.
Bits 7 to 1: Reserved bits
Bits 7 to 1 are reserved; they always read as 1, and cannot be modified.
Bit 0: Clock select (PWCR0)
Bit 0 selects the clock supplied to the 14-bit PWM. This bit is for writing only; it always
reads as 1.
Bit 0
PWCR0
Description
0
The input clock is φ/2 (tφ = 2/φ). The conversion period is 16384/φ,
with a minimum modulation width of 1/φ.
1
The input clock is φ/4 (tφ = 4/φ). The conversion period is 32768/φ, with a minimum
modulation width of 2/φ.
(initial value)
Notation:
tφ: Period of PWM input clock
Rev. 3.00, 12/94, page 187 of 334
9.2.2 PWM Data Registers U and L (PWDRU, PWDRL)
Bit
7
6
—
—
Initial value
1
1
0
0
0
0
0
0
Read/Write
—
—
W
W
W
W
W
W
Bit
7
6
5
4
3
2
1
0
5
4
3
2
1
0
PWDRU5 PWDRU4 PWDRU3 PWDRU2 PWDRU1 PWDRU0
PWDRL7 PWDRL6 PWDRL5 PWDRL4 PWDRL3 PWDRL2 PWDRL1 PWDRL0
Initial value
0
0
0
0
0
0
0
0
Read/Write
W
W
W
W
W
W
W
W
This is a 14-bit write-only register, with the upper 6 bits assigned to PWDRU and the lower 8 bits
to PWDRL. The contents written to PWDRU and L add up to the high-level width of one PWM
wave period.
When 14-bit data is written to PWDRU and L, the register contents are latched in the PWM
waveform generator, updating the PWM waveform generation data there. The 14-bit data is set as
follows.
a.
The lower 8 bit are written to PWDRL.
b.
The upper 6 bits are written to PWDRU.
Data should always be written in the above sequence, first to PWDRL and then to PWDRU.
This is a write-only register, which always reads as 1.
Upon reset, PWDRU and L are initialized to H'C000.
Rev. 3.00, 12/94, page 188 of 334
9.3 Operation
When using the 14-bit PWM, set the registers in the following sequence.
1.
Set bit PWM in port mode register 2 (PMR2) to 1 so that pin P90/PWM is designated for
PWM output.
2.
Set bit PWCR0 in PWM control register (PWCR) to select a conversion period of either
32768/φ (PWCR0 = 1) or 16384/φ (PWCR0 = 0).
3.
Set the output waveform data in PWM data register U and L (PWDRU, L). Be sure to write
in the correct sequence, from PWDRL to PWDRU. At the same time as data is written to
PWDRU, the data in this register will be latched in the PWM waveform generator, updating
the PWM waveform generation in synchronization with internal signals.
One conversion period consists of 64 pulses, as shown in figure 9-2. The total of high-level
pulse widths during this period (TH) corresponds to the data in PWDRU and L. This relation
can be represented as follows.
TH = (data value in PWDRU and L + 64) × tφ/2
where tφ is the PWM input clock period, either 2/φ (bit PWCR0 = 0) or 4/φ (bit PWCR0 = 1).
When the data values in PWDRU, L are between H'3FC0 and H'3FFF, the PWM output
will be at high level.
When the data value is H'0000, TH = 64 × tφ/2 = 32 tφ.
Example: In order to obtain a conversion period of 8,192 µs, registers are set as follows.
When bit PWCR0 = 0, the conversion period is 16384/φ, so φ = 2 MHz. In this
case tfn = 128 µs, with 1/φ (resolution) = 0.5 µs.
When bit PWCR0 = 1, the conversion period is 32768/φ, so φ = 4 MHz. In this
case tfn = 128 µs, with 2/φ (resolution) = 0.5 µs.
Accordingly, a conversion period of 8,192 µs is achieved by using a clock
frequency (φ) of either 2 MHz or 4 MHz.
Rev. 3.00, 12/94, page 189 of 334
Conversion period
t f1
t H1
t f2
t H2
t f63
t H3
t H63
TH = t H1 + t H2 + t H3 + . . . + t H64
t f1 = t f2 = t f3 . . . = t f64
Figure 9-2 PWM Output Waveform
Rev. 3.00, 12/94, page 190 of 334
t f64
t H64
Section 10 SCI1
10.1 Overview
Serial communication interface 1 (SCI1) is for clock-synchronous serial transfer of 8-bit or 16-bit
data.
10.1.1 Features
The main SCI1 features are as follows.
•
Choice of 8-bit or 16-bit data transfer
•
Choice of 8 internal clock sources (φ/1024, φ/256, φ/64, φ/32, φ/16, φ/8, φ/4, φ/2) or an
external clock
•
Interrupts raised on completion of transfer or when error occurs
10.1.2 Block Diagram
Figure 10-1 shows a block diagram of SCI1.
SMR1
φ
Prescaler S
(13 bits)
SPR1
SDRL1
IRRS1
Internal data bus
Octal/Hexadecimal
counter 1
(3/4 bits)
SO1
SDRU1
SI 1
SCK 1
Notation:
SMR1: Serial
SPR1: Serial
SDRL1: Serial
SDRU1: Serial
IRRS1: Serial
mode register 1
port register 1
data register L1
data register U1
communication interface 1 interrupt request flag (interrupt request register 3)
Figure 10-1 Block Diagram
Rev. 3.00, 12/94, page 191 of 334
10.1.3 Pin Configuration
Table 10-1 shows the SCI1 pin configuration.
Table 10-1 Pin Configuration
Name
Abbrev.
I/O
Function
SCI1 clock pin
SCK1
I/O
SCI1 clock I/O pin
SCI1 data input pin
SI1
Input
SCI1 received data input pin
SCI1 data output pin
SO1
Output
SCI1 transmit data output pin
10.1.4 Register Configuration
Table 10-2 shows the SCI1 register configuration.
Table 10-2 SCI1 Registers
Name
Abbrev.
R/W
Initial Value
Address
Serial mode register 1
SMR1
W
H'80
H'FFB0
Serial data register U1
SDRU1
R/W
Not fixed
H'FFB1
Serial data register L1
SDRL1
R/W
Not fixed
H'FFB2
Serial port register 1
SPR1
R/W
Not fixed
H'FFB3
Port mode register 2
PMR2
R/W
H'00
H'FFEC
Port mode register 3
PMR3
R/W
H'97
H'FFED
Rev. 3.00, 12/94, page 192 of 334
10.2 Register Descriptions
10.2.1 Serial Mode Register 1 (SMR1)
Bit
7
6
5
4
3
2
1
0
—
SMR16
SMR15
SMR14
SMR13
SMR12
SMR11
SMR10
Initial value
1
0
0
0
0
0
0
0
Read/Write
—
W
W
W
W
W
W
W
SMR1 is an 8-bit write-only register, for selecting the operation mode and the prescaler divider
ratio. There is also a function for initializing internal states of the serial interface when writing to
SMR1.
When SMR1 is written to, transfer clock supply to serial data registers U1 and L1 (SDRU1,
SDRL1) and to the octal/hexadecimal counter is stopped, and the octal/hexadecimal counter is
reset to H'00. Accordingly, writing to the serial mode register while the serial interface is
operating will cut off data transmission or receipt, and the serial communication interface 1
interrupt request flag (IRRS1) will be set.
Upon reset, SMR1 is initialized to H'80.
Bit 7: Reserved bit
Bit 7 is reserved; it always reads as 1, and cannot be modified.
Bits 6 to 4: Operation mode select (SMR16 to SMR14)
Bits 6 to 4 select the SCI1 operation mode.
Bit 6
SMR16
Bit 5
SMR15
Bit 4
SMR14
Description
0
0
0
Clock continuous output mode
1
SMR15, SMR14 set to value other
than 00
8-bit transfer mode
0
Clock continuous output mode
0
SMR15, SMR14 set to value other
than 00
(initial value)
16-bit transfer mode
Rev. 3.00, 12/94, page 193 of 334
Bits 3 to 0: Clock select (SMR13 to SMR10)
Bits 3 to 0 select the clock supplied to SCI1.
Bit 3
Bit 2
Bit 1
SMR13 SMR12 SMR11
0
0
0
1
0
1
0
1
0
1
0
·
·
·
0
1
1
1
0
1
1
0
·
·
·
1
1
Bit 0
Clock
SMR10 Pin SCK1
Source
0
SCK1 output Prescaler S
0
·
·
·
1
1
Prescaler
Divider Ratio
φ/1024
(initial value)
φ/256
φ/64
φ/32
φ/16
φ/8
φ/4
φ/2
—
SCK1 output
SCK1 output
SCK1 output
SCK1 output
SCK1 output
SCK1 output
SCK1 output
Not used
Prescaler S
Prescaler S
Prescaler S
Prescaler S
Prescaler S
Prescaler S
Prescaler S
—
SCK1 input
External clock —
Transfer Clock Period (µs)
φ = 4 MHz
φ = 2 MHz
256
512
64
16
8
4
2
1
—
—
128
32
16
8
4
2
1
—
—
—
10.2.2 Serial Data Register U1 (SDRU1)
Bit
7
6
5
4
3
2
1
0
SDRU17 SDRU16 SDRU15 SDRU14 SDRU13 SDRU12 SDRU11 SDRU10
Initial value
*
*
*
*
*
*
*
*
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Note: * Not fixed
SDRU1 is an 8-bit read/write register. It is used as the data register for the upper 8 bits in 16-bit
transfer (SDRL1 is used for the lower 8 bits).
Data written to SDRU1 is output to SDRL1 starting from the least significant bit (LSB), and in
synchronization with the falling edge of the transfer clock. This data is than replaced by LSB-first
data input at pin SI1, synchronized with the rising edge of the transfer clock. In this way data is
shifted in the direction from most significant bit MSB to LSB.
Reading and writing to SDRU1 must be done after data transmission or receipt is complete.
If this register is read or written while data transfer is in progress, the data contents cannot be
guaranteed.
The SDRU1 value upon reset is not fixed.
Rev. 3.00, 12/94, page 194 of 334
10.2.3 Serial Data Register L1 (SDRL1)
Bit
7
6
5
4
3
2
1
0
SDRL17 SDRL16 SDRL15 SDRL14 SDRL13 SDRL12 SDRL11 SDRL10
Initial value
*
R/W
Read/Write
*
R/W
*
R/W
*
R/W
*
R/W
*
R/W
*
R/W
*
R/W
Note: * Not fixed
SDRL1 is an 8-bit read/write register. It is used as the data register in 8-bit transfer, and as the
data register for the lower 8 bits in 16-bit transfer (SDRU1 is used for the upper 8 bits).
In 8-bit transfer, data written to SDRL1 is output to pin SO1 starting from the least significant bit
(LSB), and in synchronization with the falling edge of the transfer clock. This data is than
replaced by LSB-first data input at pin SI1, synchronized with the rising edge of the transfer clock.
In this way data is shifted in the direction from most significant bit MSB to LSB.
In 16-bit transfer, operation is the same as for 8-bit transfer, except that input data is latched by
SDRU1.
Reading and writing to SDRL1 must be done after data transmission or receipt is complete. If this
register is read or written while data transfer is in progress, the data contents cannot be
guaranteed.
The SDRL1 value upon reset is not fixed.
10.2.4 Serial Port Register 1 (SPR1)
Bit
7
6
5
4
3
2
1
0
SO1 LAST
BIT
—
—
—
—
—
—
—
*
R/W
1
1
1
1
1
1
1
—
—
—
—
—
—
—
Initial value
Read/Write
Note: * Not fixed
SPR1 is an 8-bit read/write register, of which bit 7 connects to the last output stage of SDRL1.
Rev. 3.00, 12/94, page 195 of 334
Bit 7: Extended data bit (SO1 LAST BIT)
Bit 7 holds the last bit of transmitted data after transmission ends.
Output from pin SO1 can be altered by software by manipulating this bit either before or after
transmission.
If this bit is written during data transmission, the data contents cannot be guaranteed.
Bit 7
SO1 LAST BIT
Description
0
Output from pin SO1 is low level.
1
Output from pin SO1 is high level.
(initial value)
Bits 6 to 0: Reserved bits
Bits 6 to 0 are reserved: they always read as 1, and cannot be modified.
10.2.5 Port Mode Register 2 (PMR2)
Bit
7
6
5
4
3
2
1
0
UP/
DOWN
SO2
SI2
SCK2
SO1
SI1
SCK1
PWM
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
PMR2 is an 8-bit read/write register, for switching the port 9 pin functions. Bits 3 to 1, in
combination with SMR1, set the SCI1 operation mode.
Upon reset, PMR2 is initialized to H'00.
Bits 3 to 1 are explained here. On bits 7 to 4 and bit 0, see 7.10.2 1, Port Mode Register 2
(PMR2).
Bit 3: Pin P93/SO1 function switch (SO1)
Bit 3 selects whether pin P93/SO1 functions as P93 I/O pin or as SO1 output pin.
Bit 3
SO1
Description
0
Pin P93/SO1 functions as P93 I/O pin.
1
Pin P93/SO1 functions as SO1 output pin. Setting bit SCK1 to 1 and
clearing bit SI1 to 0 puts SCI1 in transmit mode.
Rev. 3.00, 12/94, page 196 of 334
(initial value)
Bit 2: Pin P92/SI1 function switch (SI1)
Bit 2 selects whether pin P92/SI1 functions as P92 I/O pin or as SI1 input pin.
Bit 2
SI1
Description
0
Pin P92/SI1 functions as P92 I/O pin.
1
Pin P92/SI1 functions as SI1 input pin. Setting bit SCK1 to 1 and
clearing bit SO1 to 0 puts SCI1 in receive mode.
(initial value)
Bit 1: Pin P91/SCK1 function switch (SCK1)
Bit 1 selects whether pin P91/SCK1 functions as P91 I/O pin or as SCK1 I/O pin.
Bit 1
SCK1
Description
0
Pin P91/SCK1 functions as P91 I/O pin.
1
Pin P91/SCK1 functions as SCK1 I/O pin. The direction of clock
I/O and the prescaler divider ratio are set in serial mode register 1 (SMR1).
(initial value)
10.2.6 Port Mode Register 3 (PMR3)
Bit
7
6
5
4
3
2
1
0
—
SO2
PMOS
CS
—
SO1
PMOS
—
—
—
Initial value
1
0
0
1
0
1
1
1
Read/Write
—
R/W
R/W
—
R/W
—
—
—
PMR3 is an 8-bit read/write register, for PMOS on/off switching of the SCI1 and SCI2 data output
pins (pins SO1 and SO2), and for controlling SCI2 chip select output (pin SI2/CS).
Upon reset, PMR3 is initialized to H'97.
Bit 3 is explained here. On bits 6 and 5, see 11.2.5, Port Mode Register 3 (PMR3).
Bit 3: Pin SO1 PMOS on/off (SO1PMOS)
Bit 3 controls on/off of the pin P93/SO1 PMOS buffer.
Bit 3
S01PMOS
Description
0
The PMOS buffer of pin P93/SO1 is on, resulting in CMOS output.
1
The PMOS buffer of pin P93/SO1 is off, resulting in NMOS open drain output.
(initial value)
Rev. 3.00, 12/94, page 197 of 334
10.3 Operation
10.3.1 Overview
SCI1 sends and receives data in synchronization with a clock pulse.
SCI1 operation modes are set by bits 6 to 4 of serial mode register 1 (SMR1) and bits 3 to 1 of
port mode register 2 (PMR2) in combination, as shown in table 10-3.
Table 10-3 SCI1 Operation Mode Setting
SMR1
PMR2
SMR16
SMR15
SMR14
PMR23
PMR22
PMR21
Operation Mode
*
*
*
0
0
0
Serial communication disabled
*
0
0
0
0
1
Clock continuous output mode
0
SMR15, SMR14
set to value other
than 00
1
0
1
8-bit send mode
0
1
1
8-bit receive mode
1
1
1
8-bit send/receive mode
1
0
1
16-bit send mode
0
1
1
16-bit receive mode
1
1
1
16-bit send/receive mode
1
SMR15, SMR14
set to value other
than 00
Note: * Don't care.
SCI1 consists of SMR1, serial data register U1 (SDRU1), serial data register L1 (SDRL1), serial
port register 1 (SPR1), an octal/hexadecimal counter, and a multiplexer. (See figure 10-1.)
Pin SCK1 and the transfer clock are controlled by writing data to SMR1.
SDRU1 and SDRL1 are used to write data to be sent and to hold received data; these registers can
be written to and read by software. Data in these registers is shifted in synchronization with the
transfer clock, for input and output at pins SI1 and SO1.
SCI1 operation starts with a dummy read of SMR1. The octal/hexadecimal counter is cleared to
H'0 by this dummy read, and starts counting anew from the falling edge of the transfer clock (pin
SCK1), being incremented by 1 at each transfer clock rising edge. If 8 or 16 transfer clock pulses
are input and the counter overflows, or if data send/receive is cut off in progress, the octal/
hexadecimal counter is cleared to H'0. At the same time bit IRRS1 in interrupt request register 3
(IRR3) is set to 1.
For more details on interrupts, see 3.2.2, Interrupts.
Rev. 3.00, 12/94, page 198 of 334
10.3.2 Data Transfer Format
Figure 10-2 shows the clock-synchronous data transfer format. Data can be sent and received in
lengths of 8 bits or 16 bits. Data is sent and received starting from the least significant bit, in
LSB-first format. A data segment for transmission is output from the falling edge of the transfer
clock pulse until the next falling edge. Receive data is latched from the rising edge of the clock.
SCK 1
LSB
SO 1
Bit 0
MSB
Bit 1
Bit 2
Bit 3
Bit n – 1
Bit n
SI 1 input data
latch timing
n = 7: 8-bit transfer mode
n = 15: 16-bit transfer mode
Figure 10-2 Clock-Synchronous Data Transfer Format
10.3.3 Clock
A choice of 8 internal clock sources or an external clock may be used as the transfer clock for
serial communication. When an internal clock is used, pin SCK1 is the clock output pin.
10.3.4 Data Transmit/Receive
1.
Initializing SCI1
Before data is sent or received, first SCI1 must be initialized by software. This is done by
writing the desired transfer conditions in serial mode register 1 (SMR1).
2.
Data transmission
A send operation takes place as follows.
•
Bit SO1 in port mode register 2 (PMR2) is set to 1, making pin P93/SO1 the SO1 output pin.
Also, bit SCK1 in PMR2 is set to 1, making pin P91/SCK1 the SCK1 I/O pin. If necessary,
the SO1PMOS bit in PMR3 is set for NMOS open drain output at pin SO1.
Rev. 3.00, 12/94, page 199 of 334
•
Bit SMR16 in SMR1 is set to 1 or cleared to 0, and bits SMR15–SMR14 are set to a value
other than 00, designating 8- or 16-bit transfer mode. The transfer clock is then selected in
bits SMR13–SMR10. Writing data to SMR1 initializes the SCI1 internal states.
•
Transfer data is written in serial data register L1 (SDRL1) and serial data register U1
(SDRU1), as follows.
8-bit transfer mode: SDRL1
16-bit transfer mode: Upper byte in SDRU1, lower byte in SDRL1
•
A dummy read is made of SMR1. SCI1 starts operating, and data for transmission is output
at pin SO1.
•
After data transmission is complete, bit IRRS1 in interrupt request register 3 (IRR3) is
set to 1.
If an internal clock source is used, a synchronization clock pulse is output from pin SCK1 at the
same time as data is output. After data transmission is complete, the synchronization clock is not
output until the next SMR1 dummy read. During this time, pin SO1 continues to output the value
of the last bit sent.
When an external clock source is used, data is transmitted in synchronization with the clock pulse
input at pin SCK1. After data transmission is complete, a send operation is resumed if the
synchronization clock continues to be input.
Between transmissions, the output value of pin SO1 can be changed by rewriting bit 7 (SO1 LAST
BIT) in serial port register 1 (SPR1).
Executing an SMR1 dummy read during transmission will result in transmit error, setting bit
IRRS1 in IRR3 to 1.
3.
Data receipt
A receive operation takes place as follows.
•
Bit SI1 in port mode register 2 (PMR2) is set to 1, making pin P92/SI1 the SI1 input pin.
Also, bit SCK1 in PMR2 is set to 1, making pin P91/SCK1 the SCK1 I/O pin.
•
Bit SMR16 in serial mode register 1 (SMR1) is set to 1 or cleared to 0, and bits SMR15–
SMR14 are set to a value other than 00, designating 8- or 16-bit transfer mode. The transfer
clock is then selected in bits SMR13–SMR10. Writing data to SMR1 initializes the SCI1
internal states.
•
A dummy read is made of SMR1. SCI1 starts operating, and received data is input at pin SI1.
Rev. 3.00, 12/94, page 200 of 334
•
After data receipt is complete, bit IRRS1 in interrupt request register 3 (IRR3) is set to 1.
•
Received data is read in SDRL1 and SDRU1, as follows.
8-bit transfer mode: SDRL1
16-bit transfer mode: Upper byte in SDRU1, lower byte in SDRL1
If an internal clock source is used, a dummy read of SMR1 immediately starts a data receive
operation. The synchronization clock is output from pin SCK1.
When an external clock source is used, after the dummy read of SMR1, data is received in
synchronization with the clock pulse input at pin SCK1. After data receipt is complete, a receive
operation is resumed if the synchronization clock continues to be input.
Executing an SMR1 dummy read during receipt will result in data receive error, setting bit IRRS1
in IRR3 to 1.
4.
Simultaneous data transmission/receipt
A simultaneous send/receive operation takes place as follows.
•
Bits SO1, SI1, and SCK1 in PMR2 are all set to 1, designating SO1 output pin, SI1 pin, and
SCK1 pin. If necessary, the SO1PMOS bit in PMR3 is set for NMOS open drain output at pin
SO1.
•
Bit SMR16 in SMR1 is set to 1 or cleared to 0, and bits SMR15–SMR14 are set to a value
other than 00, designating 8- or 16-bit transfer mode. The transfer clock is then selected in
bits SMR13–SMR10. Writing data to SMR1 initializes the SCI1 internal states.
•
Transfer data is written in SDRL1 and SDRU1, as follows.
8-bit transfer mode: SDRL1
16-bit transfer mode: Upper byte in SDRU1, lower byte in SDRL1
•
A dummy read is made of SMR1. SCI1 starts operating, data for transmission is output at pin
SO1, and received data is input at pin SI1.
•
After data transmission and receipt is complete, bit IRRS1 in IRR3 is set to 1.
•
Received data is read from SDRL1 and SDRU1.
8-bit transfer mode: SDRL1
16-bit transfer mode: Upper byte in SDRU1, lower byte in SDRL1
Rev. 3.00, 12/94, page 201 of 334
In simultaneous data transmission/receipt, the send operation and receive operation described in
10.2.4 2 and 10.2.4 3 above take place at the same time. See those sections for further details.
During a send/receive operation, a dummy read to SMR1 will result in transmit/receive error,
setting bit IRRS1 in IRR3 to 1.
10.3.5 SCI1 State Transitions
There are three internal SCI1 states, as shown in figure 10-3.
In serial start pending state, the serial communication interface internal state is initialized. In this
state, the serial communication interface does not operate even if a transfer clock signal is input.
Executing an SMR1 dummy read in this state changes the state to transfer clock pending state.
In transfer clock pending state, when a transfer clock signal is input the octal/hexadecimal counter
starts counting up and the serial data register shift begins, thus entering transfer state. If clock
continuous output mode has been selected, however, instead of going to transfer state the system
will output the clock signal continuously.
In transfer state, when 8 or 16 transfer clock cycles are input, or if SMR1 dummy read and SMR1
write are executed, the octal/hexadecimal counter is reset to H'0, and transfer clock pending state
is entered. Writing to SMR1 in transfer state will reset the octal/hexadecimal counter to H'0 and
change the state to serial start pending state. When the state goes from transfer state to another
state, the resetting of the octal/hexadecimal counter to H'0 sets bit IRRS1 in IRR3 to 1.
If an internal clock source is selected, a dummy read to SMR1 starts output from the transfer
clock, which stops after 8 or 16 clock output cycles.
When writing to SMR1 in transfer clock pending state or in transfer state, it is necessary to write
to SMR1 again in order to initialize the serial communication interface internal state. After
writing to SMR1, the state becomes serial start pending state.
Rev. 3.00, 12/94, page 202 of 334
Serial start (SMR1 dummy read) pending state
octal counter = 000 or
hexadecimal counter = 0000
transfer clock disabled.
SMR1 write
SMR1 dummy
read
(serial start)
Transfer clock pending state
octal counter = 000 or
hexadecimal counter = 0000
8 or 16 transfer
clock cycles
(internal clock)
(IRRS1 ← 1)
Transfer clock
SMR1 write
(IRRS1 ← 1)
Transfer state
octal counter =/ 000 or
hexadecimal counter =
/ 0000
SMR1 dummy read (serial start)
(IRRS1 ← 1)
8 or 16 transfer clock cycles
(external clock)
Figure 10-3 SCI1 State Transitions
10.3.6 Transfer Clock Error Detection
In transfer state, if an extraneous pulse is superimposed on the proper transfer clock signal due to
external noise or the like, SCI1 may function incorrectly. Transfer clock error can be detected by
means of a procedure like that shown in figure 10-4.
In transfer clock pending state, if more than the normal 8 or 16 transfer clock cycles are
mistakenly input, the SCI1 state will change from transfer state to transfer clock pending state and
then back to transfer state. After bit IRRS1 in interrupt request register 3 (IRR3) is cleared to 0,
writing a value in serial mode register 1 (SMR1) changes the state to serial start pending, and bit
IRRS1 is again set to 1.
Rev. 3.00, 12/94, page 203 of 334
Transfer complete
(IRRS1 ← 1)
Interrupt disabled
IRRS1← 0
SMR1 write
IRRS1 = 1?
Yes
Transfer clock
error processing
No
Normal completion
Figure 10-4 Typical Procedure for Transfer Clock Error Detection
10.3.7 Interrupts
SCI1 interrupts are raised for transfer complete and for transmit/receive error. These interrupts are
assigned a common vector address.
When SCI1 transfer is complete, or when transmit/receive error occurs before transfer is complete,
bit IRRS1 in interrupt request register 3 (IRR3) is set to 1. SCI1 interrupt requests can be enabled
or disabled in bit IENS1 of interrupt enable register 3 (IENR3).
For further details, see 3.2.2, Interrupts.
Rev. 3.00, 12/94, page 204 of 334
Section 11 SCI2
11.1 Overview
Serial communication interface 2 (SCI2) has a 32-byte data buffer, for clock-synchronous serial
transfer of up to 32 bytes of data in one operation.
11.1.1 Features
The main SCI2 features are as follows.
•
Automatic transfer of up to 32 bytes of data
•
Operates on internal clock sources (φ/8, φ/4, φ/2) or an external clock
•
Interrupts raised on completion of transfer or when error occurs
11.1.2 Block Diagram
Figure 11-1 shows a block diagram of SCI2.
φ
SCK 2
Shift clock
generator circuit
Prescaler S
(13 bits)
Bit counter
SCR2
STAR
Address decoder and
R/W controller
Byte counter
Comparator circuit
Data buffer
(32 bytes)
IRRS2
EDAR
Shift register
SO 2
SI2 /CS
Internal data bus
Notation:
STAR: Start address register
EDAR: End address register
IRRS2: Serial communication interface 2 interrupt request flag (interrupt request register 3)
Figure 11-1 Block Diagram
Rev. 3.00, 12/94, page 205 of 334
11.1.3 Pin Configuration
Table 11-1 shows the SCI2 pin configuration.
Table 11-1 Pin Configuration
Name
Abbrev.
I/O
Function
SCI2 clock pin
SCK2
I/O
SCI2 clock I/O pin
SCI2 data input pin
SI2
Input
SCI2 received data input pin
SCI2 data output pin
SO2
Output
SCI2 transmit data output pin
SCI2 chip select output pin
CS
Output
SCI2 chip select output pin
Note: Function switching of pins P94/SCK2, P95/SI2/CS, and P96/SO2 is done in port mode
register 2 (PMR2) and port mode register 3 (PMR3). On PMR2, see 7.10.2 1, Port mode
register 2 (PMR2).
11.1.4 Register Configuration
Table 11-2 shows the SCI2 register configuration.
Table 11-2 SCI2 Registers
Name
Abbrev.
R/W
Initial Value
Address
32-byte data buffer
—
R/W
Not fixed
H'FF80 to H'FF9F
Start address register
STAR
R/W
H'E0
H'FFA0
End address register
EDAR
R/W
H'E0
H'FFA1
Serial control register 2
SCR2
R/W
H'E0
H'FFA2
Status register
STSR
R/W
H'E0/H'E8
H'FFA3
Port mode register 2
PMR2
R/W
H'00
H'FFEC
Port mode register 3
PMR3
R/W
H'97
H'FFED
Rev. 3.00, 12/94, page 206 of 334
11.2 Register Descriptions
11.2.1 Start Address Register (STAR)
Bit
7
6
5
4
3
2
1
0
—
—
—
STA4
STA3
STA2
STA1
STA0
Initial value
1
1
1
0
0
0
0
0
Read/Write
—
—
—
R/W
R/W
R/W
R/W
R/W
STAR is an 8-bit read/write register, for designating the transfer start address in the memory space
from H'FF80 to H'FF9F allocated to the 32-byte data buffer.
The 32 bytes from H'00 to H'1F designated by the lower 5 bits of STAR (bits STA4 to STA0)
correspond to address space H'FF80 to H'FF9F.
Data is sent or received continuously using the area defined in STAR and in the end address
register (EDAR).
Bits 7 to 5 are reserved; they are always read as 1, and cannot be modified.
Upon reset, STAR is initialized to H'E0.
11.2.2 End Address Register (EDAR)
Bit
7
6
5
4
3
2
1
0
—
—
—
EDA4
EDA3
EDA2
EDA1
EDA0
Initial value
1
1
1
0
0
0
0
0
Read/Write
—
—
—
R/W
R/W
R/W
R/W
R/W
EDAR is an 8-bit read/write register, for designating the transfer end address in the memory space
from H'FF80 to H'FF9F allocated to the 32-byte data buffer.
The 32 bytes from H'00 to H'1F designated by the lower 5 bits of EDAR (bits EDA4 to EDA0)
correspond to address space H'FF80 to H'FF9F.
Data is sent or received continuously using the area defined in STAR and EDAR. When the same
value is designated in both STAR and EDAR, only that one byte of data is transferred.
Bits 7 to 5 are reserved; they are always read as 1, and cannot be modified.
Upon reset, EDAR is initialized to H'E0.
Rev. 3.00, 12/94, page 207 of 334
11.2.3 Serial Control Register 2 (SCR2)
Bit
7
6
5
4
3
2
1
0
—
—
—
I/O
GAP2
GAP1
PS1
PS0
Initial value
1
1
1
0
0
0
0
0
Read/Write
—
—
—
R/W
R/W
R/W
R/W
R/W
SCR2 is an 8-bit read/write register, for selecting SCI2 transmit or receive, for gap insertion
during continuous transfer, and for transfer clock selection.
Upon reset, SCR2 is initialized to H'E0.
Bits 7 to 5: Reserved bits
Bits 7 to 5 are reserved; they are always read as 1, and cannot be modified.
Bit 4: Transmit/receive select (I/O)
Bit 4 selects SCI2 transmit or receive mode.
Bit 4
I/O
Description
0
SCI2 is in receive mode.
1
SCI2 is in transmit mode.
(initial value)
Bits 3 and 2: Gap insertion (GAP2 to GAP1)
Bits 3 and 2 designate the length of transfer clock high-level intervals between data divisions, in
data continuous transmit/receive operation. These settings are valid when an internal clock source
is selected as the transfer clock (PS1 and 0 ≠ 11).
Data divisions may be placed every 8 bits or 16 bits; this is selected in bit GIT in the status
register (STSR).
Bit 3
GAP2
Bit 2
GAP1
Description
0
0
Transfer clock keeps the same duty factor even at data divisions.
0
1
Transfer clock extends high level by one clock cycle at data divisions.
1
0
Transfer clock extends high level by two clock cycles at data divisions.
1
1
Transfer clock extends high level by eight clock cycles at data divisions.
Rev. 3.00, 12/94, page 208 of 334
(initial value)
Bits 1 and 0: Transfer clock select (PS1 to PS0)
Bits 1 and 0 select one of three internal clock sources or external clock.
Bit 1 Bit 2
PS1 PS0 Pin SCK2
Clock Source
Prescaler
Divider Ratio
Transfer Clock Period
φ = 4 MHz φ = 2 MHz φ = 1 MHz
0
0
SCK2 output
Prescaler S
φ/2 (initial value) *
1 µs
2 µs
0
1
SCK2 output
Prescaler S
φ/4
1 µs
2 µs
4 µs
1
0
SCK2 output
Prescaler S
φ/8
2 µs
4 µs
8 µs
1
1
SCK2 input
External clock
—
—
—
—
Note: * Can be set, but operation is not guaranteed.
11.2.4 Status Register (STSR)
Bit
Initial value
Read/Write
7
6
5
4
3
2
1
0
OVR
WT
GIT
STF
—
—
—
SO2 LAST
BIT
1
1
1
0
*1
0
0
0
R/W
R/W*2
R/W*2
R/W
R/W
—
—
—
Notes: 1. Not fixed
2. Cleared to 0 by write operation to STSR.
STSR is an 8-bit register indicating the SCI2 operation state, error status, etc. Writing to this
register during data transmission may cause misoperation.
Upon reset, STSR is initialized to H'E0 or H'E8.
Bits 7 to 5: Reserved bits
Bits 7 to 5 are reserved; they are always read as 1, and cannot be modified.
Bit 4: Extended data bit (SO2 LAST BIT)
Bit 4 holds the last bit of transmitted data after transmission ends.
Output from pin SO2 can be altered by software by manipulating this bit either before or after
transmission.
Writing this bit during data transmission may cause misoperation.
Rev. 3.00, 12/94, page 209 of 334
Bit 4
SO2 LAST BIT
Description
0
Output from pin SO2 is low level.
1
Output from pin SO2 is high level.
(initial value)
Bit 3: Overrun flag (OVR)
If the data transferred is longer than the set buffer size, or if an extraneous pulse signal is imposed
on the correct transfer clock due to external noise or the like, SCI2 goes to overrun state and bit 3
is set to 1.
Bit 3
OVR
0
1
Description
[Clear conditions]
When STSR is written to.
(initial value)
[Set conditions]
When overrun occurs during a transfer operation.
Bit 2: Waiting flag (WT)
When a read or write instruction to the 32-byte buffer is executed during data transfer, the
instruction is ignored, and bit 2 is set to 1 along with bit IRRS2 in interrupt request register 3
(IRR3).
Bit 2
WT
0
1
Description
[Clear conditions]
When STSR is written to.
(initial value)
[Set conditions]
When a read/write to the 32-byte buffer occurs during a transfer operation.
Bit 1: Gap interval flag (GIT)
Bit 1 designates whether the extension to the transfer clock high-level intervals, as designated in
bits GAP2 and GAP1 in serial control register 2 (SCR2), occurs at 8-bit or 16-bit data divisions.
This setting is valid only for internal clock operation.
Bit 1
GIT
Description
0
The GAP2 and GAP1 setting is valid for 16-bit divisions.
1
The GAP2 and GAP1 setting is valid for 8-bit divisions.
Rev. 3.00, 12/94, page 210 of 334
(initial value)
Bit 0: Start/busy flag (STF)
Setting bit 0 to 1 starts an SCI2 transfer operation. This bit stays at 1 during transfer, and is
cleared to 0 after transfer is complete. It can thus be used as a busy flag as well.
Clearing this bit to 0 during transfer aborts the transfer, initializing SCI2. The contents of
the 32-byte data buffer and of other registers besides STSR are unchanged when this happens.
Bit 0
STF
0
Explanation
[Read access]
Indicates that transfer operation has stopped.
(initial value)
[Write access]
Stops transfer.
1
[Read access]
Indicates transfer in progress.
[Write access]
Starts transfer.
11.2.5 Port Mode Register 3 (PMR3)
Bit
7
6
5
4
3
2
1
0
—
SO2
PMOS
CS
—
SO1
PMOS
—
—
—
Initial value
1
0
0
1
0
1
1
1
Read/Write
—
R/W
R/W
—
R/W
—
—
—
PMR3 is an 8-bit read/write register, for controlling PMOS on/off of SCI1 and SCI2 output pins
(pin P93/SO1 and pin P96/SO2), and for controlling SCI2 chip select output (pin SI2/CS).
Upon reset, PMR3 is initialized to H'97.
On bit 3, see 10.2.6, Port Mode Register 3 (PMR3).
Bit 7: Reserved bit
Bit 7 is reserved; it is always reads as 1, and cannot be modified.
Rev. 3.00, 12/94, page 211 of 334
Bit 6: Pin SO2 PMOS on/off (SO2PMOS)
Bit 6 controls PMOS on/off for pin P96/SO2.
Bit 6
SO2PMOS
Description
0
The PMOS buffer of pin P96/SO2 is on, resulting in CMOS output.
1
The PMOS buffer of pin P96/SO2 is off, resulting in NMOS open drain output.
(initial value)
Bit 5: Chip select output select (CS)
Bit 5 sets pin P95/SI2/CS to CS output pin. It is set in combination with bit SI2 in port mode
register 2 (PMR2). The CS output pin function is valid only in transmit mode.
PMR2
PMR3
Bit 5
SI2
Bit 5
CS
Description
0
0
Pin P95/SI2/CS functions as P95 I/O pin.
1
Pin P95/SI2/CS functions as P95 I/O pin.
0
Pin P95/SI2/CS functions as SI2 input pin.
1
Pin P95/SI2/CS functions as CS output pin.
1
Bits 4 and 2 to 0: Reserved bits
These bits are reserved; they are always read as 1, and cannot be modified.
Rev. 3.00, 12/94, page 212 of 334
(initial value)
11.3 Operation
11.3.1 Overview
SCI2 has a 32-byte data buffer, making possible continuous transfer of up to 32 bytes of data with
one operation. SCI2 sends and receives data in synchronization with a clock pulse.
Selection of transmit or receive mode and of the transfer clock is made in serial control register 2
(SCR2).
The start address register (STAR) and end address register (EDAR) designate the area within the
32-byte data buffer for holding transfer data. The address space from H'FF80 to H'FF9F is
allocated to this data buffer. The start and end positions of the transfer data area are indicated in
the lower 5 bits of STAR and EDAR.
After parameters have been set in port mode register 2 (PMR2), port mode register 3 (PMR3),
SCR2, STAR, and EDAR, then when the STF bit of the status register (STSR) is set to 1, SCI2
begins a transfer operation. STF keeps a value of 1 during transfer, and is cleared to 0 when
transfer is complete. The STF bit can thus be used as a busy flag. Clearing the STF bit to 0
during transfer stops the transfer operation and initializes SCI2. The contents of the data buffer
and of other registers are unchanged in this case.
During transfer, the CPU cannot read or write the data buffer. If a write instruction is issued it is
ignored; it has the same effect as a NOP instruction except that it adds to the number of states. A
read access during transfer yields H'FF.
When transfer is complete, or if a data buffer read or write occurs during transfer, bit IRRS2 in
interrupt request register 3 (IRR3) is set to 1. In case of overrun error or a data buffer read or
write during transfer, bits OVR and WT of STSR are each set to 1.
Note: If the start address is set to a value higher than the end address, the result is as shown in
figure 11-2. After data is transferred to H'FF9F it starts back at H'FF80 and continues to
the end address.
Rev. 3.00, 12/94, page 213 of 334
H'FF80
H'00
End
End address
Start
Start address
H'FF9F
H'1F
Figure 11-2 Operation When Start Address Exceeds End Address
11.3.2 Clock
A choice of three internal clock sources or an external clock may be used as the transfer clock.
When an internal clock is selected, pin SCK2 becomes the clock output pin.
11.3.3 Data Transfer Format
Figure 11-3 shows the SCI2 data transfer format. Data is sent and received starting from the least
significant bit, in LSB-first format. A data segment for transmission is output from the falling
edge of the transfer clock pulse until the next falling edge. Receive data is latched from the rising
edge of the clock.
When SCI2 operates on an internal clock and is in transmit mode, a gap may be inserted at data
divisions (every 8 bits or 16 bits). During this gap, the transfer clock stays at high level for the
designated number of clock cycles (see figures 11-4 through 11-6). The CS output remains at low
level during the gap.
Gap insertion and the length of the gap are designated in bits GAP2 and GAP 1 in serial control
register 2 (SCR2). Bit GIT in the status register (STSR) is used to designate whether gaps occur
at 8-bit or 16-bit intervals.
Rev. 3.00, 12/94, page 214 of 334
CS
SCK2
SO2
Bit 0
Bit 1
Bit 2
Bit 3
Bit 4
Bit 5
Bit 6
Bit 7
Don’t care
Held
Figure 11-3 Clock-Synchronous Data Transfer Format
Does not go to low level
SCK 2
output
Bit 14
(Bit 6)
SO2
Bit 15
(Bit 7)*
Bit 16
(Bit 8)
Bit 17
(Bit 9)
SI 2 input data
latch timing
Note: * When bit GIT = 1, a gap is inserted at 8-bit intervals.
Figure 11-4 Gap Insertion for 1 Clock Cycle (bits GAP2-GAP1 = 01)
Does not go to
low level
SCK 2
output
Bit 14
(Bit 6)
SO2
Bit 15
(Bit 7)*
Bit 16
(Bit 8)
SI 2 input data
latch timing
Note: * When bit GIT = 1, a gap is inserted at 8-bit intervals.
Figure 11-5 Gap Insertion for 2 Clock Cycles (bits GAP2-GAP1 = 10)
Rev. 3.00, 12/94, page 215 of 334
Transfer clock × 8
SCK 2
output
Bit 14
(Bit 6)
SO2
Bit 15
(Bit 7)*
Bit 16
(Bit 8)
SI 2 input data
latch timing
Note: * When bit GIT = 1, a gap is inserted at 8-bit intervals.
Figure 11-6 Gap Insertion for 8 Clock Cycles (bits GAP2-GAP1 = 11)
11.3.4 Data Transmit/Receive
1.
SCI2 initialization
Serial communication on SCI2 first of all requires that SCI2 be initialized by software. This
involves clearing bit STF in the status register (STSR) to 0, then selecting pin functions and
transfer mode in port mode register 2 (PMR2), port mode register 3 (PMR3), start address
register (STAR), end address register (EDAR), and serial control register 2 (SCR2).
2.
Data transmission
A send operation takes place as follows.
•
Bit SO2 in port mode register 2 (PMR2) is set to 1, making pin P96/SO2 the SO2 output pin.
If necessary, the SO2PMOS bit and CS bit in PMR3 are set for NMOS open drain output at
pin SO2 and for chip select output at pin P95/SI2/CS.
•
Data for transmission is written to the 32-byte data buffer (H'FF80 to H'FF9F).
•
The transfer start address is set in the lower 5 bits of STAR.
•
The transfer end address is set in the lower 5 bits of EDAR.
•
In SCR2, transmit mode (bit I/O = 1), the transfer clock, and gap insertion (internal clock
operation only) are set.
•
Data intervals for gap insertion are set in bit GIT of STRS, then bit STF is set to 1. Setting bit
STF starts the transmit operation.
Rev. 3.00, 12/94, page 216 of 334
•
After data transmission is complete, bit IRRS2 in interrupt request register 3 (IRR3) is set to
1, and bit STF in STSR is cleared to 0.
If an internal clock source is used, a synchronization clock pulse is output from pin SCK2 at the
same time as data is output. After data transmission is complete, the synchronization clock is not
output until bit STF is again set. During this time, pin SO2 continues to output the value of the
last bit of the data sent immediately preceding.
When an external clock source is used, data is transmitted in synchronization with the clock pulse
input at pin SCK2. After data transmission is complete, no send operation takes place even if the
synchronization clock continues to be input; and pin SO2 continues to output the value of the last
bit of the data sent immediately preceding.
Between transmissions, the output value of pin SO2 can be changed by rewriting bit SO2 LAST
BIT in STSR.
Executing a read or write of the data buffer during transmission will cause bit IRRS2 in IRR3 to
be set to 1. Bit WT in STSR will likewise be set to 1.
3.
Data receipt
A receive operation takes place as follows.
•
Bit SI2 in port mode register 2 (PMR2) is set to 1, making pin P95/SI1/CS the SI2 input pin.
•
An area for holding received data is allocated in the 32-byte data buffer by indicating the start
address in the lower 5 bits of the start address register (STAR).
•
The transfer end address is set in the lower 5 bits of the end address register (EDAR).
•
In serial control register 2 (SCR2), receive mode (bit I/O = 0) and the transfer clock are
designated.
•
Bit STF of the status register (STSR) is set to 1, starting the receive operation.
•
After data receipt is complete, bit IRRS2 in interrupt request register 3 (IRR3) is set to 1, and
bit STF is cleared to 0.
•
Received data is read from the data buffer.
If an internal clock source is used, setting bit STF to 1 in STSR immediately starts a data receive
operation. The synchronization clock is output from pin SCK2.
Rev. 3.00, 12/94, page 217 of 334
When an external clock source is used, after bit STF is set, data is received in synchronization
with the clock pulse input at pin SCK2. After data receipt is complete, no receive operation takes
place until bit STF is again set, even if the synchronization clock continues to be input.
Executing a read or write of the data buffer during data receipt will cause bit IRRS2 in IRR3 to be
set to 1. Bits WT and OVR in STSR will be set to 1 in this case or if an overrun error occurs.
When SCI2 operates on an internal clock and is in transmit mode, a gap may be inserted at data
divisions (every 8 bits or 16 bits). During this gap, the transfer clock stays at high level for the
designated number of clock cycles (see figures 11-4 through 11-6).
Gap insertion and the length of the gap are designated in bits GAP2 and GAP 1 of SCR2. Bit GIT
of STSR is used to designate whether gaps occur at 8-bit or 16-bit intervals.
11.4 Interrupts
SCI2 interrupts are raised for transfer completion when the data buffer is read or written during
transfer. These interrupts are assigned a common vector address.
When the above conditions occur in SCI2, bit IRRS2 in interrupt request register 3 (IRR3) is set to
1. SCI2 interrupt requests can be enabled or disabled in bit IENS2 of interrupt enable register 3
(IENR3). For further details, see 3.2.2, Interrupts.
When overrun error occurs, or when a read or write of the data buffer is attempted during transfer,
the OVR and WT bits in the status register (STSR) are set to 1. These bits can be used to
determine the cause of error.
11.5 Application Notes
1.
Do not write to any register during transfer (while bit STF of STSR is set to 1), since this can
cause misoperation.
2.
During data receipt, bit SI2 in port mode register 2 (PMR2) should be set to 1 and bit CS in
port mode register 3 (PMR3) should be cleared to 0. If bit CS = 1 while bit SI2 = 1, selecting
the CS pin function, a receive operation may result in received data error.
3.
When an external clock is selected as the transfer clock in the transmit mode, the transfer
clock input timing must not exceed the rated transfer hold time.
Rev. 3.00, 12/94, page 218 of 334
Section 12 VFD Controller/Driver
12.1 Overview
The H8/3724 and H8/3754 Series LSIs are equipped with an on-chip vacuum tube fluorescent
display (VFD) controller/driver and high-voltage, high-current pins, for direct VFD driving.
12.1.1 Features
The VFD controller/driver has the following main features.
•
Maximum of 28 segment pins and 16 digit pins (20 segment pins, eight digit pins, and eight
switched segment/digit pins).
•
Brightness can be adjusted in 8 steps (dimmer function).
•
Display places can be changed automatically.
•
Digit pins and segment pins can be switched to use as general-purpose high-voltage pins.
•
Key scan interval on/off function
•
Interrupt raised when key scan interval starts
12.1.2 Block Diagram
Figure 12-1 shows a block diagram of the VFD controller/driver.
Internal data bus
VFDR
IRRKS
DBR
Display timing
generator circuit
Digit pins
VFSR
VFD display RAM
Segment pins
Notation:
VFDR: VFD digit control register
DBR: Digit beginning register
VFSR: VFD segment control register
IRRKS: Key scan interrupt request flag (bit 6 of interrupt request register 3)
Figure 12-1 Block Diagram
Rev. 3.00, 12/94, page 219 of 334
12.1.3 Pin Configuration
Table 12-1 shows the VFD controller/driver pin configuration.
Table 12-1 Pin Configuration
Name
Abbrev.
I/O
Function
Digit/segment pins
FD0/FS7 to FD7/FS0
Output
Digit or segment pins for vacuum
fluorescent tube (function selected
in DBR for each bit)
Digit pins
FD8 to FD15
Output
Digit pins for vacuum fluorescent
tube
Segment pins
FS8 to FS27
Output
Segment pins for vacuum fluorescent
tube
12.1.4 Register Configuration
Table 12-2 shows the VFD controller/driver register configuration.
Table 12-2 Register Configuration
Name
Abbrev.
R/W
Initial Value
Address
VFD display RAM
—
R/W
Not fixed
H'FEC0 to H'FEFF
VFD segment control register
VFSR
R/W
H'20
H'FFB9
VFD digit control register
VFDR
R/W
H'00
H'FFBA
Digit beginning register
DBR
R/W
H'20
H'FFBB
Rev. 3.00, 12/94, page 220 of 334
12.2 Register Descriptions
12.2.1 VFD Digit Control Register (VFDR)
Bit
7
6
5
4
3
2
1
0
FLMO
DM2
DM1
DM0
DR3
DR2
DR1
DR0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
VFDR is an 8-bit read/write register for control of digit output.
Upon reset, VFDR is initialized to H'00.
Bit 7: VFD mode bit (FLMO)
Bit 7 designates the time per digit/key scan (Tdigit) and the dimmer resolution (Tdimmer).
Bit 7
FLMO
Digit/Key Scan Time (Tdigit)
Dimmer Resolution (Tdimmer)
Period
φ = 4 MHz
φ = 2 MHz
Period
φ = 4 MHz
φ = 2 MHz
0
1536/φ
(initial value)
384 µs
768 µs
96/φ
(initial value)
24 µs
48 µs
1
768/φ
192 µs
384 µs
48/φ
12 µs
24 µs
The frame period (Tframe) is calculated using the equation below.
Tframe = Tdigit × (D + K)
D: Number of digit pins used
K: 1 if key scan is used; 0 if not used
Rev. 3.00, 12/94, page 221 of 334
Bits 6 to 4: Digit waveform select (DM2 to DM0)
Bits 6 to 4 select the digit waveform.
Bit 6
DM2
Bit 5
DM1
Bit 4
DM0
0
0
0
Digit Signal Waveform
(initial value)
1
1
0
1
1
0
0
1
1
0
1
*1
Tdigit*2
Tdimmer*2
Notes: 1. Segment signal change timing
2. On Tdimmer and Tdigit, see under FLMO bit.
Rev. 3.00, 12/94, page 222 of 334
*1
Bits 3 to 0: Digit pin select (DR3 to DR0)
Bits 3 to 0, in combination with bits 3 to 0 of the digit beginning register (DBR), designate the
digit pins used.
Bit 3
DR3
Bit 2
DR2
Bit 1
DR1
Bit 0
DR0
Pins Valid as Digit Pins
0
0
0
0
FD0 to FD15
0
0
0
1
FD0 to FD14
0
0
1
0
FD0 to FD13
0
0
1
1
FD0 to FD12
0
1
0
0
FD0 to FD11
0
1
0
1
FD0 to FD10
0
1
1
0
FD0 to FD9
0
1
1
1
FD0 to FD8
1
0
0
0
FD0 to FD7
1
0
0
1
FD0 to FD6
1
0
1
0
FD0 to FD5
1
0
1
1
FD0 to FD4
1
1
0
0
FD0 to FD3
1
1
0
1
FD0 to FD2
1
1
1
0
FD0 to FD1
1
1
1
1
FD0
(initial value)
Note: On switching between digit and segment use of pins FD0/FS7 to FD7/FS0, which can
function as either digit or segment pins, see 12.2.3, Digit Beginning Register (DBR).
FDm
FDm+1
FDm+2
to
FDn–2
FDn–1
FDn
Segment
data
Figure 12-2 Order of Digit Output
Rev. 3.00, 12/94, page 223 of 334
12.2.2 VFD Segment Control Register (VFSR)
Bit
7
6
5
4
3
2
1
0
VFLAG
KSE
—
SR4
SR3
SR2
SR1
SR0
Initial value
0
0
1
0
0
0
0
0
Read/Write
R/W
R/W
—
R/W
R/W
R/W
R/W
R/W
VFSR is an 8-bit read/write register for control of segment output.
Upon reset, VFSR is initialized to H'20.
Bit 7: VFD/port switching flag (VFLAG)
Bit 7 designates whether pins Pnn/FDnn and Pnn/FSnn are used as VFD pins (FDnn, FSnn) or as
general-purpose ports (Pnn).
Bit 7
VFLAG
Description
0
All of pins Pnn/FDnn and all of pins Pnn/FSnn function as
general-purpose ports.
(initial value)
1
Pnn/FDnn and Pnn/FSnn function as VFD pins according to the designations in bits
DR3-DR0 in the VFD digit control register (VFDR), bits SR4-SR0 in VFSR, and bits
DBR3-DBR0 in the digit beginning register (DBR).
Note: Even when this flag is set to 1, during a key scan interval the segment pins function as
general-purpose ports; for this reason, when the flag is read during a key scan interval it is
read as 0.
Bit 6: Key scan enable (KSE)
Bit 6 selects whether addition of a key scan interval (Tdigit) to the VFD operation frame is allowed
or not. The addition of a key scan interval is controlled by the combination of bits DR3 to DR0 in
the VFD digit control register (VFDR), bits SR4 to SR0 in VFSR, and bits DBR3 to DBR0 in the
digit beginning register (DBR).
Bit 6
KSE
Description
0
Addition of a key scan interval is not allowed.
1
Addition of a key can interval is allowed. See also under bit 7 (VFLAG) above.
Bit 5: Reserved bit
Bit 5 is reserved; it is always read as 1, and cannot be modified.
Rev. 3.00, 12/94, page 224 of 334
(initial value)
Bits 4 to 0: Segment pin select (SR4 to SR0)
Bits 4 to 0, in combination with bits 3 to 0 of the digit beginning register (DBR), designate the
segment pins used.
Bit4
SR4
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
Bit 3
SR3
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
Bit 2
SR2
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
Bit 1
SR1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
Bit 0
SR0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Pins Valid as Segment Pins
FS0
FS0 to FS1
FS0 to FS2
FS0 to FS3
FS0 to FS4
FS0 to FS5
FS0 to FS6
FS0 to FS7
FS0 to FS8
FS0 to FS9
FS0 to FS10
FS0 to FS11
FS0 to FS12
FS0 to FS13
FS0 to FS14
FS0 to FS15
FS0 to FS16
FS0 to FS17
FS0 to FS18
FS0 to FS19
FS0 to FS20
FS0 to FS21
FS0 to FS22
FS0 to FS23
FS0 to FS24
FS0 to FS25
FS0 to FS26
FS0 to FS27
(initial value)
Note: On switching between digit and segment use of pins FD0/FS7 to FD7/FS0, which can
function as either digit or segment pins, see 12.2.3, Digit Beginning Register (DBR).
Rev. 3.00, 12/94, page 225 of 334
12.2.3 Digit Beginning Register (DBR)
Bit
7
6
5
4
3
2
1
0
VFDE
DISP
—
—
DBR3
DBR2
DBR1
DBR0
Initial value
0
0
1
0
0
0
0
0
Read/Write
R/W
R/W
—
R/W
R/W
R/W
R/W
R/W
DBR is an 8-bit read/write register for on/off control of the VFD controller, and for switching
functions of pins that can be either digit or segment pins.
Bit 7: VFD enable (VFDE)
Bit 7 switches the VFD controller on and off.
Bit 7
VFDE
Description
0
VFD controller is in reset state.
1
VFD controller in running state
(initial value)
Note: This flag is set with no relation to whether pins Pnn/FDnn and Pnn/FSnn are used as VFD
pins or as general-purpose ports.
Bit 6: Display bit (DISP)
Bit 6 switches the display on and off.
Bit 6
DISP
Description
0
All segment pins (FS) are in non-illuminating state (pull-down state).
(initial value)
Register and RAM values are unchanged. Digit pins (FD) continue operating.
1
Data for the display RAM is output to segment pins (FS).
Bit 5: Reserved bit
Bit 5 is reserved; it is always read as 1, and cannot be modified.
Bit 4: Reserved bit
Bit 4 is reserved; read and write are possible.
Rev. 3.00, 12/94, page 226 of 334
Bits 3 to 0: Digit/segment pin function switch (DBR3 to DBR0)
Bits 3 to 0 designate the first digit pin and the first segment pin of those pins that can function
both ways. It is therefore necessary to set bits DR3–DR0 of VFD digit control register (VFDR)
and bits SR4–SR0 of VFSR so that the first digit and segment pins are operational. Otherwise
these pins will not function.
Bit 3
DBR3
Bit 2
DBR2
Bit 1
DBR1
Bit 0
DBR0
Functions of FD0/FS7 to FD7/FS0
0
0
0
0
FD0 to FD7
0
0
0
1
FD1 to FD7, FS7
0
0
1
0
FD2 to FD7, FS7 to FS6
0
0
1
1
FD3 to FD7, FS7 to FS5
0
1
0
0
FD4 to FD7, FS7 to FS4
0
1
0
1
FD5 to FD7, FS7 to FS3
0
1
1
0
FD6 to FD7, FS7 to FS2
0
1
1
1
FD7, FS7 to FS1
1
*
*
*
FS7 to FS0
(initial value)
Notes: Digit pins (FD) and segment pins (FS) are controlled by both VFDR and VFSR. Note also
that during a key scan interval, segment pins (FS) function as general-purpose ports.
* Don’t care.
Rev. 3.00, 12/94, page 227 of 334
12.3 Operation
12.3.1 Overview
The VFD controller/driver may use up to 28 pins as segment pins (FS) and up to 16 pins as digit
pins (FD). Of these, 8 pins may be used as either segment or digit pins; their function is switched
in the digit beginning register (DBR). The 36 pins assigned to the VFD controller are highvoltage, high-current driver pins, and are capable of direct VFD driving.
12.3.2 Control Part
The control part consists of the VFD digit control register (VFDR), VFD segment control register
(VFSR), digit beginning register (DBR), display timing generator circuit, and VFD display RAM
(see figure 12-1).
Display timing is determined by the number of digits used per frame. When the key scan feature
is activated, the frame is extended by one digit; during that interval only, segment pins and digit
pins may be used as general purpose ports and manipulated by the CPU. Note that digit pins must
be in the pull-down state (VFD not illuminated) during the key scan interval.
12.3.3 RAM Bit Correspondence to Digits/Segments
Data for VFD display is set in the VFD display RAM at addresses H'FEC0 through H'FEFF.
Table 12-3 show the correspondence between digit/segment pins and the VFD display RAM bits.
Rev. 3.00, 12/94, page 228 of 334
Rev. 3.00, 12/94, page 229 of 334
H'FECF
H'FED3
H'FEDB
H'FEDF
H'FEE7
H'FEEB
2
3
4
5
6
7
8
9
10
11
62
63
64
65
66
67
70
71
72
73
H'FEF7
13
14
15
75
76
77
LSB MSB
H'FEFE
H'FEFA
H'FEF6
H'FEF2
H'FEEE
H'FEEA
H'FEE6
H'FEE2
H'FEDE
H'FEDA
H'FED6
H'FED2
H'FECE
H'FECA
H'FEC6
H'FEC2
LSB MSB
H'FEFD
H'FEF9
H'FEF5
H'FEF1
H'FEED
H'FEE9
H'FEE5
H'FEE1
H'FEDD
H'FED9
H'FED5
H'FED1
H'FECD
H'FEC9
H'FEC5
H'FEC1
Note: Any RAM area not used for display may be used as general-purpose RAM.
MSB
H'FEFF
H'FEFB
H'FEF3
12
74
H'FEEF
H'FEE3
H'FED7
H'FECB
H'FEC7
1
61
H'FEC3
— — — — 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
0
Dig
Seg
6
5
H'FEFC
H'FEF8
H'FEF4
H'FEF0
H'FEEC
H'FEE8
H'FEE4
H'FEE0
H'FEDC
H'FED8
H'FED4
H'FED0
H'FECC
H'FEC8
H'FEC4
H'FEC0
7
LSB MSB
8
4
3
2
LSB
1 0
37 36 35 34 33 32 31 30 47 46 45 44 43 42 41 40 50 51 52 53 54 55 56 57 60 61 62 63 64 65 66 67
60
Port
Table 12-3 Digit/Segment Pins and VFD Display RAM Bits
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Dig
Seg
77
76
75
74
73
72
71
70
67
66
65
64
63
62
61
60
Port
12.3.4 Procedure for Starting Operation
The procedure for starting operation of the VFD controller is illustrated here, for a case in which
digit pins FD3 to FD15 and segment pins FS5 to FS27 are used. It is assumed here that data has
already been written to the VFD display RAM area.
•
The digit/key scan time and dimmer resolution are set in bit FLMO of the VFD digit control
register (VFDR), and the digit waveform is selected in bits DM2–DM0. Bits DR3 to DR0 are
set to 0000 making pins FD0 to FD15 operational.
•
The VFLAG bit of VFD segment control register (VFSR) is set to 1, making the selected pins
valid as VFD pins. Bit KSE is set for key scan interval on or off. Bits SR4 to SR0 are set to
11011, making pins FS0 to FS27 operational.
•
Bits DBR3–DBR0 in the digit beginning register (DBR) are set to 0011, designating pin FD3
as the first digit pin and pin FS5 as the first segment pin. Bit DISP is set to 1, turning the
display on, and bit VFDE is set to 1, starting VFD controller operation.
12.4 Interrupts
When the key scan interval starts, bit IRRKS in interrupt request register 3 (IRR3) is set to 1.
VFD interrupt requests can be enabled or disabled by means of bit IENKS of interrupt enable
register 3 (IENR3). For further details, see 3.2.2, Interrupts.
12.5 Occurrence of Flicker when the VFD Register Is Rewritten
The VFD controller/driver is initialized whenever one of its registers (VFDR, VFSR, DBR) is
rewritten. If this initialization takes place while the VFD is displaying, the contents displayed just
prior to initialization will in some cases remain as an after-image in other digits. (This depends in
part on the performance of the fluorescent tubes, but a momentary glow may be visible.) Because
of this phenomenon, frequent rewriting of the registers can cause a noticeable after-image that
adversely affects the display. This problem can be avoided by employing the following
programming sequence when VFD controller/driver registers are rewritten.
Sequence
1.
2.
3.
4.
5.
6.
Contents
DISP = 0
VFLAG = 0
Rewrite register (FLMO, DM0 to DM3, etc.)
Wait for at least Tdigit (display time of one digit). (Execute other routines.) If
the wait time is too long, the entire display may flicker. Use of the key scan
feature allows programming to be done without worrying about wait time.
VFLAG = 1
DISP = 1
Rev. 3.00, 12/94, page 230 of 334
Section 13 A/D Converter
13.1 Overview
The H8/3724 and H8/3754 Series LSIs include on chip a resistance-ladder type successiveapproximation A/D converter, which can handle up to eight channels of analog input.
13.1.1 Features
The A/D converter has the following main features.
•
8-bit resolution
•
8 input channels
•
Conversion time: 14.8 µs per channel (min, at fosc = 8.38 MHz)
•
Built-in sample-and-hold function
•
Interrupt raised on completion of A/D conversion
Rev. 3.00, 12/94, page 231 of 334
13.1.2 Block Diagram
Figure 13-1 shows a block diagram of the A/D converter.
PMR0 (8b)
AMR (4b)
Port
P01/AN1
Port
P02/AN2
Port
P03/AN3
Port
P04/AN4
Port
P05/AN5
Port
P06/AN6
Port
P07/AN7
Port
MPX
ADSR
Internal data bus
P00/AN0
+
Control logic
AVCC
Reference voltage
Control circuitry
(successive
approximation,
interrupt raising, etc.)
VREF
–
R255
Chopper-type converter
R254
R253
R252
R251
R1
AVSS
Successive approximation changes
the reference voltage (VREF) and
requests an analog input voltage.
ADRR
RESET
LPM (low power mode)
One of 256 switches is selected by binary search.
Each approximation is made eight times, and the ADRR
reference voltage is set on the basis of the results.
(The eighth value is the same as the analog input
voltage.)
The internal ladder resistance is 35 kΩ to 40 kΩ typ (reference value).
Upon reset and in low-power operation modes (sleep, watch, subactive,
or standby modes), the ladder resistance is separated off from AV SS
by a switching MOS. The AV CC current at this time is a leakage current
Alcc of 1 µA or less (reference value).
Notation:
PMR0: Port mode register 0
AMR:
A/D mode register
ADSR: A/D start register
ADRR: A/D result register
IRRAD: A/D conversion complete interrupt request flag (interrupt request register 3)
RESET: Signal set to 1 upon reset
LPM:
Signal set to 1 in low-power operation mode
Figure 13-1 Block Diagram
Rev. 3.00, 12/94, page 232 of 334
Interrupt
13.1.3 Pin Configuration
Table 13-1 shows the A/D converter pin configuration.
Table 13-1 Pin Configuration
Name
Abbrev.
I/O
Function
Analog power source pin
AVCC
Input
Power source and reference voltage of analog part
Analog ground pin
AVSS
Input
Ground and reference voltage of analog part
Analog input pin 0
AN0
Input
Analog input channel 0
Analog input pin 1
AN1
Input
Analog input channel 1
Analog input pin 2
AN2
Input
Analog input channel 2
Analog input pin 3
AN3
Input
Analog input channel 3
Analog input pin 4
AN4
Input
Analog input channel 4
Analog input pin 5
AN5
Input
Analog input channel 5
Analog input pin 6
AN6
Input
Analog input channel 6
Analog input pin 7
AN7
Input
Analog input channel 7
13.1.4 Register Configuration
Table 13-2 shows the A/D converter register configuration.
Table 13-2 Register Configuration
Name
Abbrev.
R/W
Initial Value
Address
A/D mode register
AMR
R/W
H'78
H'FFBC
A/D start register
ADSR
R/W
H'7F
H'FFBE
A/D result register
ADRR
R
Not fixed
H'FFBD
Port mode register 0
PMR0
W
H'00
H'FFEF
Rev. 3.00, 12/94, page 233 of 334
13.2 Register Descriptions
13.2.1 A/D Result Register (ADRR)
Bit
7
6
5
4
3
2
1
0
ADR7
ADR6
ADR5
ADR4
ADR3
ADR2
ADR1
ADR0
*
R
*
R
*
R
Initial value
*
*
*
*
*
Read/Write
R
R
R
R
R
Note: * Not fixed
The A/D result register (ADRR) is an 8-bit read-only register for holding the results of analog-todigital conversion.
ADRR can be read by the CPU at any time, but the ADRR values during A/D conversion are not
fixed.
After A/D conversion is complete, the conversion results are sent to ADRR as 8-bit data; this data
is held in ADRR until the next conversion operation starts.
ADRR is not cleared on reset.
13.2.2 A/D Mode Register (AMR)
Bit
7
6
5
4
3
2
1
0
AMR7
—
—
—
—
AMR2
AMR1
AMR0
Initial value
0
1
1
1
1
0
0
0
Read/Write
R/W
—
—
—
—
R/W
R/W
R/W
AMR is an 8-bit read/write register for setting the A/D conversion speed and the analog input
pins.
Writing to AMR should be done with the A/D start flag (ADSF) cleared to 0 in the A/D start
register (ADSR).
Upon reset, AMR is initialized to H'78.
Rev. 3.00, 12/94, page 234 of 334
Bit 7: Clock select (AMR7)
Bit 7 sets the A/D conversion speed.*1
Bit 7
AMR7
Conversion Period*2
φ = 2 MHz
φ = 4 MHz
0
62/φ
31 µs
14.8 µs
15.5 µs
—*1
1
31/φ
(initial value)
Notes: 1. At a conversion speed of below 14.8 µs, operation is not guaranteed. Set bit 7 for a
speed of 14.8 µs or faster.
2. A/D conversion starts after a value of 1 is written to ADSF. The conversion period starts
when the start flag is set and ends when it is reset upon completion of conversion. The
actual time during which sample and hold are repeated is called the conversion interval
(see figure 13-2).
State
EXECUTION
MOV B.
WRITE
START flag
Conversion interval
Conversion period (31 or 62 states)
Interrupt request flag
IRQ sampling
(CPU)
Note: IRQ sampling: When conversion is complete, the start flag is reset and the interrupt request flag
is set. An interrupt is recognized by the CPU in the last instruction execution state,
and the interrupt exception handler is executed after that instruction is completed.
Figure 13-2 Internal Operation of A/D Converter
Rev. 3.00, 12/94, page 235 of 334
Bits 6 to 3: Reserved bits
Bits 6 to 3 are reserved; they are always read as 1, and cannot be modified.
Bits 2 to 0: Channel select (AMR2 to AMR0)
Bits 2 to 0 select the analog input channels.
When setting these bits, also set the affected channels in port mode register 0 (PMR0). On
channel setting, see 13.2.4, Port Mode Register 0 (PMR0).
Bit 2
AMR2
Bit 1
AMR1
Bit 0
AMR0
Analog Input Channel
0
0
0
AN0
0
0
1
AN1
0
1
0
AN2
0
1
1
AN3
1
0
0
AN4
1
0
1
AN5
1
1
0
AN6
1
1
1
AN7
Rev. 3.00, 12/94, page 236 of 334
(initial value)
13.2.3 A/D Start Register (ADSR)
Bit
7
6
5
4
3
2
1
0
ADSF
—
—
—
—
—
—
—
Initial value
0
1
1
1
1
1
1
1
Read/Write
R/W
—
—
—
—
—
—
—
The A/D start register (ADSR) is an 8-bit read/write register for designating the start or stop of
A/D conversion.
A/D conversion is started by writing 1 to the A/D start flag (ADSF). When conversion is
complete, the conversion data is set in the A/D result register (ADRR), and at the same time
ADSF is cleared to 0.
Bit 7: A/D start flag (ADSF)
Bit 7 is for controlling and confirming the start and end of A/D conversion.
Bit 7
ADSF
0
Description
[Read access]
Indicates that A/D conversion has stopped.
(initial value)
[Write access]
Stops A/D conversion.
1
[Read access]
Indicates A/D conversion in progress.
[Write access]
Starts A/D conversion.
Bits 6 to 0: Reserved bits
Bits 6 to 0 are reserved; they are always read as 1, and cannot be modified.
Rev. 3.00, 12/94, page 237 of 334
13.2.4 Port Mode Register 0 (PMR0)
Bit
7
6
5
4
3
2
1
0
AN7
AN6
AN5
AN4
AN3
AN2
AN1
AN0
Initial value
0
0
0
0
0
0
0
0
Read/Write
W
W
W
W
W
W
W
W
PMR0 is an 8-bit write-only register for designating whether each of the port 0 pins is used as a
general-purpose input port or as an analog input channel to the A/D converter. Designation is
made separately for each bit of this register.
Upon reset, PMR0 is initialized to H'00.
Bit n
ANn
Description
0
Pin P0n/ANn is a general-purpose input port.
1
Pin P0n/ANn is an analog input channel.
(initial value)
(n = 0 to 7)
13.3 Operation
The A/D converter operates by sequential comparison, and yields its conversion result as 8-bit
data.
A/D conversion begins when software sets the A/D start flag (bit ADSF) to 1. Bit ADSF keeps a
value of 1 during A/D conversion, and is cleared to 0 automatically when conversion is complete.
The completion of conversion also sets bit IRRAD in interrupt request register 3 (IRR3) to 1. An
A/D conversion complete interrupt is raised if bit IENAD in interrupt enable register 3 (IENR3) is
set to 1.
If the conversion time or input channels are to be changed in the A/D mode register (AMR) during
A/D conversion, bit ADSF should first be cleared to 0, stopping the conversion operation, in order
to avoid misoperation.
13.4 Interrupts
When A/D conversion is complete (ADSF: 1 → 0), bit IRRAD in interrupt request register 3
(IRR3) is set to 1.
A/D conversion complete interrupts can be enabled or disabled by means of bit IENAD in
interrupt enable register 3 (IENR3).
For further details see 3.2.2, Interrupts.
Rev. 3.00, 12/94, page 238 of 334
13.5 Typical Use
A typical example of how the A/D converter can be used is given below, using channel 1 (AN1) as
the analog input channel. Figure 13-3 shows the operation timing for this example.
1.
Bits AMR2-AMR0 of the A/D mode register (AMR) are set to 001, and bits AN7 to AN0 of
port mode register 0 (PMR0) are set to 00000010, making AN1 the analog input channel.
A/D interrupts are enabled by setting bit IENAD in interrupt enable register 2 (IENR2) to 1,
and A/D conversion is started by setting bit ADSF to 1.
2.
When A/D conversion is complete, bit IRRAD in interrupt request register 3 (IRR3) is set to
1, and the A/D conversion results are sent to the A/D result register (ADRR). At the same
time ADSF is cleared to 0, and the A/D converter goes to conversion pending state.
3.
Bit IENAD = 1, indicating that an A/D conversion complete interrupt has been raised.
4.
The A/D interrupt handling routine starts.
5.
The A/D conversion results are read and processed.
6.
The A/D interrupt handling routine stops processing.
Thereafter, when ADSF is set to 1, A/D conversion starts and steps 2 through 6 take place.
Figures 13-4 and 13-5 show flow charts of A/D converter use.
Rev. 3.00, 12/94, page 239 of 334
Figure 13-3 Typical A/D Converter Operation Timing
Rev. 3.00, 12/94, page 240 of 334
Set*
Conversion pending A/D conversion 1
A/D conversion
starts
Set*
A/D conversion result 1
Conversion result read*
Conversion pending
Note: * ( ) indicates instruction execution by software.
ADRR
Channel 1 (AN 1 )
operation states
ADSF
IENAD
Interrupt
A/D conversion result 2
Conversion result read *
Conversion pending
When the next A/D conversion starts, the previous
result is lost.
A/D conversion 2
Set*
Reset*
START
Set A/D conversion speed
and input channels
Disable A/D conversion
complete interrupt
Start A/D conversion
Read ADSR
No
Does ADSF = 0?
Yes
Read ADRR data
Yes
Perform
A/D conversion?
No
END
Figure 13-4 Conceptual Flow Chart of A/D Converter Use (1) (polling by software)
Rev. 3.00, 12/94, page 241 of 334
START
Set A/D converter speed
and input channels
Enable A/D conversion
complete interrupt
Start A/D conversion
A/D conversion
complete interrupt
raised?
Yes
No
Clear bit IRRAD
to 0 in IRR3
Read ADRR data
Yes
Perform
A/D conversion?
No
END
Figure 13-5 Conceptual Flow Chart of A/D Converter Use (2) (interrupts used)
Rev. 3.00, 12/94, page 242 of 334
13.6 Application Notes
1.
Data in the A/D result register (ADRR) should be read only when A/D start flag (ADSF) in
the A/D start register (ADSR) is cleared to 0.
2.
Changing the digital input signal at a nearby pin during an A/D conversion operation may
adversely affect conversion accuracy.
3.
Pins selected as analog input channels in the A/D mode register (AMR) must also be
designated as analog input channels in port mode register 0 (PMR0).
Rev. 3.00, 12/94, page 243 of 334
Rev. 3.00, 12/94, page 244 of 334
Section 14 Electrical Specifications
14.1 Absolute Maximum Ratings
Table 14-1 gives the absolute maximum ratings for the H8/3724 Series.
Table 14-1 Absolute Maximum Ratings (provisional values)
Item
Symbol
Rating
Unit
Notes
Supply voltage
VCC
–0.3 to +7.0
V
1, 2
Programming voltage
VPP
–0.3 to +14.0
V
1, 2, 3
Analog supply voltage
AVCC
–0.3 to +7.0
V
1, 2
Analog input voltage
AVIN
–0.3 to AVCC +0.3
V
1, 2
Pin voltage (standard pins)
VT
–0.3 to VCC +0.3
V
1, 2, 4
Pin voltage (high-voltage pins)
VT
VCC –45 to VCC +0.3
V
1, 2, 5
Operating temperature
Top
–20 to +75
°C
1, 2
Storage temperature
Tstg
–55 to +125
°C
1, 2
Notes: 1. Operation in excess of these absolute maximum ratings may result in permanent
damage to the LSI. Normally the LSI should be operated within the conditions given
under electrical characteristics on the following pages, so as to avoid malfunction and
assure maximum reliability.
2. All voltages are based on VSS as a reference voltage.
3. Applies to the ZTAT™ version.
4. Applies to standard-voltage pins.
5. Applies to high-voltage pins.
Rev. 3.00, 12/94, page 245 of 334
14.2 HD6473724 and HD6473726 Electrical Characteristics
14.2.1 HD6473724 and HD6473726 DC Characteristics
Table 14-2 gives the allowable current values of the HD6473724 and HD6473726, and table 14-3
gives the electrical characteristics.
Table 14-2 Allowable Current Sink Values
Conditions: VCC = 4.0 to 5.5 V, VSS = 0.0 V, Ta = –20 to +75°C
Item
Symbol
Rating
Unit
Notes
Allowable input current (into LSI)
IO
2
mA
1, 2
Allowable output current (from LSI)
–IO
2
mA
2, 3
Allowable output current (from LSI)
–IO
20
mA
3, 4
Total allowable input current (into LSI)
∑IO
50
mA
5
Total allowable output current (from LSI)
–∑IO
150
mA
6
Notes: 1. Allowable input current means the maximum current that can flow from each I/O pin to
VSS.
2. Applies to standard-voltage pins.
3. Allowable output current means the maximum current that can flow from VCC to each I/O
pin.
4. Applies to high-voltage pins.
5. Total allowable input current means the sum of current that can flow at one time from all
I/O pins to VSS.
6. Total allowable output current means the sum of current that can flow from VCC to all I/O
pins.
Rev. 3.00, 12/94, page 246 of 334
Table 14-3 DC Characteristics
Conditions: Unless otherwise indicated, VCC = 4.0 to 5.5 V, Vdisp = VCC – 40 to VCC,
VSS = 0.0 V, Ta = –20 to +75°C
Item
Input high
voltage
Applicable
Symbol Pins
VIH
Rating
Min
Typ
Max
Unit
0.8 VCC
—
VCC +0.3
V
VCC = 2.7 to 5.5 V
0.9 VCC
incl. subactive mode
—
VCC +0.3
0.7 VCC
VCC = 2.7 to 5.5 V
incl. subactive mode
—
VCC +0.3
V
VCC –0.5 —
VCC +0.3
V
VCC = 2.7 to 5.5 V
VCC –0.3 —
incl. subactive mode
VCC +0.3
P00 to P07
P10 to P16
P80 to P87
P90 to P97
PA0 to PA1
VCC = 2.7 to 5.5 V
0.7 VCC
incl. subactive mode
—
VCC +0.3
V
P30 to P33
P40 to P47
P50 to P57
P60 to P67
P70 to P77
P17
VCC = 2.7 to 5.5 V
0.7 VCC
incl. subactive mode
—
VCC +0.3
V
–0.3
—
0.2 VCC
V
VCC = 2.7 to 5.5 V
–0.3
incl. subactive mode
—
0.1 VCC
VCC = 2.7 to 5.5 V
–0.3
incl. subactive mode
—
0.3 VCC
V
–0.3
—
0.5
V
VCC = 2.7 to 5.5 V
–0.3
incl. subactive mode
—
0.3
P01 to P07
P10 to P16
P80 to P87
P90 to P97
PA0 to PA1
VCC = 2.7 to 5.5 V
–0.3
incl. subactive mode
—
0.3 VCC
V
P30 to P33
P40 to P47
P50 to P57
P60 to P67
P70 to P77
P17
VCC = 2.7 to 5.5 V
VCC –40
incl. subactive mode
—
0.3 VCC
V
RES
IRQ0 to IRQ5
SCK1, SCK2
SI1, SI2
EVENT, UD
Test Conditions
OSC1
Input low
voltage
VIL
RES,
SCK1, SCK2
IRQ0 to IRQ5
SI1, SI2
EVENT, UD
OSC1
Notes
Note: TEST pin should be connected to VSS.
Rev. 3.00, 12/94, page 247 of 334
Table 14-3 DC Characteristics (cont)
Conditions: Unless otherwise indicated, VCC = 4.0 to 5.5 V, Vdisp = VCC – 40 to VCC,
VSS = 0.0 V, Ta = –20 to +75°C
Item
Applicable
Symbol Pins
Output high VOH
voltage
Test Conditions
Min
Max
Unit
–IOH = 1.0 mA
VCC –1.0 —
—
V
–IOH = 0.5 mA
VCC –0.5 —
—
VCC = 2.7 to 5.5 V
–IOH = 0.3 mA
VCC –0.5 —
—
–IOH = 15 mA
VCC –3.0 —
—
–IOH = 10 mA
VCC –2.0 —
—
–IOH = 4 mA
VCC –1.0 —
—
VCC = 2.7 to 5.5 V
–IOH = 4 mA
—
VCC –1.0 —
V
P10 to P15
P80 to P87
P90 to P97
PWM, SO1,
SO2
PA0, PA1
VCC = 4.0 to 5.5 V
IOL = 1.6 mA
—
—
0.4
V
VCC = 2.7 to 5.5 V
IOL = 0.5 mA
—
0.4
—
V
P30 to P33
P40 to P47
P50 to P57
P60 to P67
P70 to P77
Pull-down
resistance
150 kΩ; pull-down
voltage VCC –40 V
—
—
VCC –37
V
RES
VIN = 0 to VCC
40
µA
P10 to P15
P80 to P87
P90 to P97
PWM, SO1,
SO2
PA0, PA1
P30 to P33
P40 to P47
P50 to P57
P60 to P67
P70 to P77
Output low VOL
voltage
Input
leakage
current
IIL
Rating
Rev. 3.00, 12/94, page 248 of 334
Typ
Notes
V
Reference
value
Reference
value
Table 14-3 DC Characteristics (cont)
Conditions: Unless otherwise indicated, VCC = 4.0 to 5.5 V, Vdisp = VCC – 40 to VCC,
VSS = 0.0 V, Ta = –20 to +75°C
Item
Applicable
Symbol Pins
I/O leakage IIL
current
Input
capacitance
CIN
Rating
Test Conditions
Min
Typ
Max
Unit
TEST
SCK1, SCK2
SI1, SI2
IRQ0 to IRQ5
EVENT, UD
OSC1
P01 to P07
P10 to P16
P80 to P87
P90 to P97
PA0, PA1
VIN = 0 to VCC
—
—
1
µA
P30 to P33
P40 to P47
P50 to P57
P60 to P67
P70 to P77
P17
VIN = VCC –40
to VCC
—
—
20
µA
Input pins
and I/O pins
other than
power source
pin
f = 1 MHz, VIN = 0 V
Ta = 25°C
—
—
20
pF
P16/EVENT
—
—
35
RES
—
—
70
Notes
Rev. 3.00, 12/94, page 249 of 334
Table 14-3 DC Characteristics (cont)
Conditions: Unless otherwise indicated, VCC = 4.0 to 5.5 V, Vdisp = VCC – 40 to VCC,
VSS = 0.0 V, Ta = –20 to +75°C
Item
Symbol
Applicable
Pins
Test Conditions
Power
dissipation
when CPU
operating in
active mode
IOPE
VCC
Power
dissipation
during reset
in active
mode
IRES
Power
ISLEEP
dissipation in
sleep mode
Power
ISUB
dissipation in
subactive
mode
Power
IWATCH
dissipation in
watch mode
Power
dissipation
in standby
mode
ISTBY
VCC
VCC
VCC
VCC
VCC
Rev. 3.00, 12/94, page 250 of 334
Rating
Min
Typ
Max
Unit
Notes
VCC = 5 V,
fOSC = 8 MHz
—
17
—
mA
VCC = 5 V,
fOSC = 4 MHz
—
9
—
Reference
value
1
VCC = 3 V,
fOSC = 4 MHz
—
6
—
VCC = 5 V,
fOSC = 8 MHz
—
6
9
mA
1
VCC = 5 V,
fOSC = 4 MHz
—
3
5
VCC = 3 V,
fOSC = 4 MHz
—
1.5
—
VCC = 5 V,
fOSC = 8 MHz
—
2.5
3.5
mA
1
VCC = 5 V,
fOSC = 4 MHz
—
1.5
2.0
VCC = 3 V,
fOSC = 4 MHz
—
1.0
—
VCC = 2.7 V
32 kHz crystal
oscillator used
—
6
20
µA
—
11
—
µA
2
VCC = 5.0 V
32 kHz crystal
oscillator used
—
16
—
µA
Reference
value
—
22
—
µA
2
VCC = 2.7 V
32 kHz crystal
oscillator used
—
3.2
6
µA
—
3.8
—
µA
2
VCC = 5.0 V
32 kHz crystal
oscillator used
—
10
—
µA
Reference
value
—
12
—
µA
2
32 kHz crystal
oscillator not used
X1 = VCC
—
—
10
µA
Table 14-3 DC Characteristics (cont)
Conditions: Unless otherwise indicated, VCC = 4.0 to 5.5 V, Vdisp = VCC – 40 to VCC,
VSS = 0.0 V, Ta = –20 to +75°C
Item
Symbol
Applicable
Pins
Test Conditions
RAM data
retention
voltage in
standby
mode
VSTBY
VCC
32 kHz crystal
oscillator not used
X1 = VCC
Rating
Min
Typ
Max
Unit
2
—
—
V
Notes
Notes: 1. Does not include current flowing to output buffer.
2. Reference value when bypass capacitor of 47 µF is connected between VCC and VSS.
Rev. 3.00, 12/94, page 251 of 334
14.2.2 HD6473724 and HD6473726 AC Characteristics
Regarding the AC characteristics, Table 14-4 gives the control signal timing of HD6473724 and
HD6473726, and Table 14-5 gives the serial interface timing.
Table 14-4 Control Signal Timing
Conditions: Unless otherwise indicated, VCC = 4.0 to 5.5 V, Vdisp = VCC – 40 to VCC,
VSS = 0.0 V, Ta = –20 to +75°C
Item
Symbol
Clock pulse
generator
frequency
fOSC
Clock cycle time
tCYC
Rating
Applicable
Pins
Test Conditions
Min
OSC1,
OSC2,
2
2
119
—
500
VCC = 2.7 to 5.5 V
238
—
500
238
—
1000
VCC = 2.7 to 5.5 V
476
—
1000
OSC1,
OSC2,
VCC = 2.7 to 5.5 V
Typ
Max
Unit
—
8.4
MHz
—
4.2
ns
Instruction cycle
time
φ
Subclock pulse
generator
frequency
fx
X1, X2
VCC = 2.7 to 5.5 V
—
32.768 —
kHz
Subclock cycle
time
tsubcyc
X1, X2
VCC = 2.7 to 5.5 V
—
30.5
—
µs
Subactive
instruction cycle
time
φSUB
VCC = 2.7 to 5.5 V
—
244.14 —
µs
Oscillator settling
time (crystal
oscillator)
trc
—
—
40
ms
VCC = 2.7 to 5.5 V
—
—
60
Oscillator settling
time (ceramic
oscillator)
trc
—
—
20
VCC = 2.7 to 5.5 V
—
—
40
Oscillator
settling time
trc
X1, X2
VCC = 2.7 to 5.5 V
—
—
2
s
External clock
pulse width (high)
tCPH
OSC1
40
—
—
ns
VCC = 2.7 to 5.5 V
100
—
—
External clock
pulse width (low)
tCPL
40
—
—
VCC = 2.7 to 5.5 V
100
—
—
External clock
rise time
tCPr
—
—
20
VCC = 2.7 to 5.5 V
—
—
20
External clock fall
time
tCPf
—
—
20
VCC = 2.7 to 5.5 V
—
—
20
OSC1,
OSC2,
OSC1,
OSC2,
OSC1
OSC1
OSC1
Rev. 3.00, 12/94, page 252 of 334
Reference
Diagram
Figure
14-1
ns
ms
ns
ns
ns
Figure
14-1
Table 14-4 Control Signal Timing (cont)
Conditions: Unless otherwise indicated, VCC = 4.0 to 5.5 V, Vdisp = VCC – 40 to VCC,
VSS = 0.0 V, Ta = –20 to +75°C
Rating
Item
Symbol
Applicable
Pins
Test Conditions
RES pin pulse
width (low)
tREL
RES
VCC = 2.7 to 5.5 V
10
—
—
φ
Figure
14-2
IRQ pin pulse
width (high)
tIH
IRQ0 to
IRQ5
VCC = 2.7 to 5.5 V
2
—
—
φ
φSUB
Figure
14-3
IRQ pin pulse
width (low)
tIL
IRQ0 to
IRQ5
VCC = 2.7 to 5.5 V
2
—
—
φ
φSUB
EVENT pin
pulse width (high)
tEVH
EVENT
VCC = 2.7 to 5.5 V
2
—
—
φ
EVENT pin
pulse width (low)
tEVL
EVENT
VCC = 2.7 to 5.5 V
2
—
—
φ
UD pin minimum
change width
tUDH
tUDL
UD
VCC = 2.7 to 5.5 V
2
—
—
φ
Min
Typ
Max
Unit
Reference
Diagram
Figure
14-4
Figure
14-5
Table 14-5 Serial Interface Timing
Conditions: Unless otherwise indicated, VCC = 4.0 to 5.5 V, Vdisp = VCC – 40 to VCC,
VSS = 0.0 V, Ta = –20 to +75°C
Applicable
Pins
Test Conditions
Item
Symbol
Output transfer
clock cycle time
tscyc
SCK1,
SCK2
Output transfer
clock pulse width
(high)
tSCKH
Output transfer
clock pulse
width (low)
Rating
Min
Typ
Max
Unit
VCC = 2.7 to 5.5 V
2
—
—
φ
SCK1,
SCK2
VCC = 2.7 to 5.5 V
0.4
—
—
tscyc
tSCKL
SCK1,
SCK2
VCC = 2.7 to 5.5 V
0.4
—
—
tscyc
Output transfer
clock rise time
tSCKr
SCK1,
SCK2
—
—
60
ns
VCC = 2.7 to 5.5 V
—
—
80
Output transfer
clock fall time
tSCKf
—
—
60
VCC = 2.7 to 5.5 V
—
—
80
Input transfer
clock cycle time
tscyc
SCK1,
SCK2
VCC = 2.7 to 5.5 V
1
—
—
φ
Input transfer
clock pulse
width (high)
tSCKH
SCK1,
SCK2
VCC = 2.7 to 5.5 V
0.4
—
—
tscyc
SCK1,
SCK2
Reference
Diagram
Figure
14-6
ns
Rev. 3.00, 12/94, page 253 of 334
Table 14-5 Serial Interface Timing (cont)
Conditions: Unless otherwise indicated, VCC = 4.0 to 5.5 V, Vdisp = VCC – 40 to VCC,
VSS = 0.0 V, Ta = –20 to +75°C
Applicable
Pins
Test Conditions
Item
Symbol
Input transfer
clock pulse
width (low)
tSCKL
SCK1,
SCK2
Input transfer
clock rise time
tSCKr
SCK1,
SCK2
Input transfer
clock fall time
tSCKf
Serial output
data delay time
tdSO
Serial input data
setup time
tsSI
Serial input data
hold time
thSI
Transfer hold
time
tSCK2
Transfer end
acknowledge
time
tCS
SCK1,
SCK2
Min
Typ
Max
Unit
VCC = 2.7 to 5.5 V
0.4
—
—
tscyc
—
—
60
ns
VCC = 2.7 to 5.5 V
—
—
80
—
—
60
VCC = 2.7 to 5.5 V
—
—
80
—
—
200
VCC = 2.7 to 5.5 V
—
—
350
230
—
—
VCC = 2.7 to 5.5 V
470
—
—
230
—
—
VCC = 2.7 to 5.5 V
470
—
—
When pin SCK2 is
input pin
0.2
—
40
When pin SCK2 is
input pin
VCC = 2.7 to 5.5 V
0.4
—
40
When pin SCK2 is
output pin
VCC = 2.7 to 5.5 V
—
—
1
tscyc
VCC = 2.7 to 5.5 V
3
—
4
φ
SO1, SO2
SI1, SI2
SI1, SI2
SCK2
CS
Rev. 3.00, 12/94, page 254 of 334
Rating
Reference
Diagram
Figure
14-6
ns
ns
ns
ns
µs
Figure
14-7
14.2.3 HD6473724 and HD6473726 A/D Converter Characteristics
Table 14-6 gives the HD6473724 and HD6473726 A/D converter characteristics.
Table 14-6 A/D Converter Characteristics
Conditions: Unless otherwise indicated, VCC = 4.0 to 5.5 V, Vdisp = VCC – 40 to VCC,
VSS = 0.0 V, Ta = –20 to +75°C
Item
Symbol
Applicable
Pins
Analog
supply
voltage
AVCC
Analog
input voltage
Rating
Min
Typ
Max
Unit
AVCC
VCC –0.3
VCC
VCC +0.3
V
AVIN
AN0 to AN7
AVSS
—
AVCC
V
Analog
current
AICC
AVCC
AVCC = 5 V
—
—
200
µA
Reset and powerdown mode
—
—
10
µA
Analog input
capacitance
CAIN
AN0 to AN7
—
—
30
pF
Allowable
RAIN
signal source
impedance
AN0 to AN7
—
—
10
kΩ
—
—
8
Bit
VCC = AVCC = 5 V
—
—
±2.5
LSB
VCC = AVCC =
4.0 to 5.5 V
—
±2.5
—
31
15.5
14.8
AISTOP
Test Conditions
Resolution
Absolute
precision
Conversion
time
Notes
Reference
value
µs
Rev. 3.00, 12/94, page 255 of 334
14.3 HD6433723, HD6433724, HD6433725, HD6433726, HD6433753, and
HD6433754 Electrical Characteristics
14.3.1
HD6433723, HD6433724, HD6433725, HD6433726, HD6433753, and HD6433754
DC Characteristics
Table 14-7 gives the allowable current values of the HD6433723, HD6433724, HD6433725,
HD6433726, HD6433753, and HD6433754, and table 14-8 gives the electrical characteristics.
Table 14-7 Allowable Current Sink Values
Conditions: VCC = 4.0 to 5.5 V, VSS = 0.0 V, Ta = –20 to +75°C
Item
Symbol
Rating
Unit
Notes
Allowable input current (into LSI)
IO
2
mA
1, 2
Allowable output current (from LSI)
–IO
2
mA
2, 3
Allowable output current (from LSI)
–IO
20
mA
3, 4
Total allowable input current (into LSI)
∑IO
50
mA
5
Total allowable output current (from LSI)
–∑IO
150
mA
6
Total allowable output current to Vdisp
–∑IO
30
mA
7
Notes: 1. Allowable input current means the maximum current that can flow from each I/O pin to
VSS.
2. Applies to standard-voltage pins.
3. Allowable output current means the maximum current that can flow from VCC to each I/O
pin.
4. Applies to high-voltage pins.
5. Total allowable input current means the sum of current that can flow at one time from all
I/O pins to VSS.
6. Total allowable output current means the sum of current that can flow from VCC to all I/O
pins.
7. Total allowable output current to Vdisp is the sum of current that can flow from all I/O pins
to Vdisp.
Rev. 3.00, 12/94, page 256 of 334
Table 14-8 DC Characteristics
Conditions: Unless otherwise indicated, VCC = 4.0 to 5.5 V, Vdisp = VCC – 40 to VCC,
VSS = 0.0 V, Ta = –20 to +75°C
Item
Input high
voltage
Applicable
Symbol Pins
VIH
Rating
Min
Typ
Max
Unit
0.8 VCC
—
VCC +0.3
V
VCC = 2.5 to 5.5 V
0.9 VCC
incl. subactive mode
—
VCC +0.3
0.7 VCC
VCC = 2.5 to 5.5 V
incl. subactive mode
—
VCC +0.3
V
VCC –0.5 —
VCC +0.3
V
VCC = 2.5 to 5.5 V
VCC –0.3 —
incl. subactive mode
VCC +0.3
P00 to P07
P10 to P16
P80 to P87
P90 to P97
PA0, PA1
VCC = 2.5 to 5.5 V
0.7 VCC
incl. subactive mode
—
VCC +0.3
V
P30 to P33
P40 to P47
P50 to P57
P60 to P67
P70 to P77
P17
VCC = 2.5 to 5.5 V
0.7 VCC
incl. subactive mode
—
VCC +0.3
V
–0.3
—
0.2 VCC
V
VCC = 2.5 to 5.5 V
–0.3
incl. subactive mode
—
0.1 VCC
VCC = 2.5 to 5.5 V
–0.3
incl. subactive mode
—
0.3 VCC
V
–0.3
—
0.5
V
VCC = 2.5 to 5.5 V
–0.3
incl. subactive mode
—
0.3
P01 to P07
P10 to P16
P80 to P87
P90 to P97
PA0, PA1
VCC = 2.5 to 5.5 V
–0.3
incl. subactive mode
—
0.3 VCC
V
P30 to P33
P40 to P47
P50 to P57
P60 to P67
P70 to P77
P17
VCC = 2.5 to 5.5 V
VCC –40
incl. subactive mode
—
0.3 VCC
V
RES
IRQ0 to IRQ5
SCK1, SCK2
SI1, SI2
EVENT, UD
Test Conditions
OSC1
Input low
voltage
VIL
RES,
SCK1, SCK2
IRQ0 to IRQ5
SI1, SI2
EVENT, UD
OSC1
Notes
Note: TEST pin should be connected to VSS.
Rev. 3.00, 12/94, page 257 of 334
Table 14-8 DC Characteristics (cont)
Conditions: Unless otherwise indicated, VCC = 4.0 to 5.5 V, Vdisp = VCC – 40 to VCC,
VSS = 0.0 V, Ta = –20 to +75°C
Item
Applicable
Symbol Pins
Output high VOH
voltage
Output low VOL
voltage
Input
leakage
current
IIL
Rating
Test Conditions
Min
Max
Unit
P10 to P15
P80 to P87
P90 to P97
PWM, SO1,
SO2
PA0, PA1
–IOH = 1.0 mA
VCC –1.0 —
—
V
–IOH = 0.5 mA
VCC –0.5 —
—
VCC = 2.7 to 5.5 V
–IOH = 0.3 mA
VCC –0.5 —
—
P30 to P33
P40 to P47
P50 to P57
P60 to P67
P70 to P77
–IOH = 15 mA
VCC –3.0 —
—
–IOH = 10 mA
VCC –2.0 —
—
–IOH = 4 mA
VCC –1.0 —
—
VCC = 2.7 to 5.5 V
–IOH = 4 mA
—
VCC –1.0 —
V
P10 to P15
P80 to P87
P90 to P97
PWM, SO1,
SO2
PA0, PA1
VCC = 4.0 to 5.5 V
IOL = 1.6 mA
—
—
0.4
V
VCC = 2.7 to 5.5 V
IOL = 0.5 mA
—
0.4
—
V
Reference
value
P30 to P33
P40 to P47
P50 to P57
P60 to P67
P70 to P77
Vdisp = VCC –40 V
—
—
VCC –37
V
With
pull-down
MOS
Pull-down
resistance
150 kΩ; pull-down
voltage VCC –40 V
—
—
VCC –37
RES
Mask ROM version:
VIN = 0 to VCC
—
—
1
Rev. 3.00, 12/94, page 258 of 334
Typ
Notes
V
µA
Reference
value
Table 14-8 DC Characteristics (cont)
Conditions: Unless otherwise indicated, VCC = 4.0 to 5.5 V, Vdisp = VCC – 40 to VCC,
VSS = 0.0 V, Ta = –20 to +75°C
Item
Applicable
Symbol Pins
I/O leakage IIL
current
Pull-up
MOS
current
–Ip
Pull-down
MOS
current
Id
Input
capacitance
CIN
Rating
Test Conditions
Min
Typ
Max
Unit
TEST
SCK1, SCK2
SI1, SI2
IRQ0 to IRQ5
EVENT, UD
OSC1
P01 to P07
P10 to P16
P80 to P87
P90 to P97
PA0, PA1
VIN = 0 to VCC
—
—
1
µA
P30 to P33
P40 to P47
P50 to P57
P60 to P67
P70 to P77
P17
VIN = VCC –40
to VCC
—
—
20
µA
P10 to P16
P80 to P87
P90 to P97
PA0, PA1
VCC = 5 V, VIN = 0 V
50
—
300
µA
VCC = 2.7 V,
VIN = 0 V
—
25
—
P30 to P33
P40 to P47
P50 to P57
P60 to P67
P70 to P77
Vdisp = VCC –36
VIN = VCC
120
—
800
Vdisp = VCC –18
VIN = VCC
—
280
—
Input pins
other than
power source
pin
f = 1 MHz, VIN = 0 V
Ta = 25°C
—
—
15
—
—
30
P17
Notes
Not
including
pins with
pull-down
MOS
Reference
value
µA
Reference
value
pF
Rev. 3.00, 12/94, page 259 of 334
Table 14-8 DC Characteristics (cont)
Conditions: Unless otherwise indicated, VCC = 4.0 to 5.5 V, Vdisp = VCC – 40 to VCC,
VSS = 0.0 V, Ta = –20 to +75°C
Item
Symbol
Applicable
Test Conditions
Pins
Power
dissipation
when CPU
operating in
active mode
IOPE
VCC
Power
dissipation
during reset
in active
mode
IRES
ISLEEP
Power
dissipation in
sleep mode
ISUB
Power
dissipation in
subactive
mode
IWATCH
Power
dissipation in
watch mode
Power
dissipation
in standby
mode
ISTBY
VCC
VCC
VCC
VCC
VCC
Rev. 3.00, 12/94, page 260 of 334
Rating
Min
Typ
Max
Unit
Notes
VCC = 5 V,
fOSC = 8 MHZ
—
15
—
mA
VCC = 5 V,
fOSC = 4 MHz
—
8
—
Reference
value
1
VCC = 3 V,
fOSC = 4 MHz
—
5
—
VCC = 5 V,
fOSC = 8 MHz
—
5
8
mA
1
VCC = 5 V,
fOSC = 4 MHz
—
2.5
4
VCC = 3 V,
fOSC = 4 MHz
—
1.3
—
VCC = 5 V,
fOSC = 8 MHz
—
2
3
mA
1
VCC = 5 V,
fOSC = 4 MHz
—
1
1.5
VCC = 3 V,
fOSC = 4 MHz
—
0.6
—
VCC = 2.5 V
32 kHz crystal
oscillator used
—
5
20
µA
—
9
—
µA
2
VCC = 5.0 V
32 kHz crystal
oscillator used
—
13
—
µA
Reference
value
—
20
—
µA
2
VCC = 2.5 V
32 kHz crystal
oscillator used
—
2.2
5
µA
—
2.8
—
µA
2
VCC = 5.0 V
32 kHz crystal
oscillator used
—
6
—
µA
Reference
value
—
8
—
µA
2
32 kHz crystal
oscillator not used
X1 = VCC
—
—
5
µA
Table 14-8 DC Characteristics (cont)
Conditions: Unless otherwise indicated, VCC = 4.0 to 5.5 V, Vdisp = VCC – 40 to VCC,
VSS = 0.0 V, Ta = –20 to +75°C
Item
Symbol
Applicable
Pins
Test Conditions
RAM data
retention
voltage in
standby
mode
VSTBY
VCC
32 kHz crystal
oscillator not used
X1 = VCC
Rating
Min
Typ
Max
Unit
2
—
—
V
Notes
Notes: 1. Does not include current flowing to pull-up MOS or output buffer.
2. Reference value when bypass capacitor of 47 µF is connected between VCC and VSS.
Rev. 3.00, 12/94, page 261 of 334
14.3.2 HD6433723, HD6433724, HD6433725, HD6433726, HD6433753, and HD6433754
AC Characteristics
As for the AC characteristics, Table 14-9 gives the control signal timing of HD6433723,
HD6433724, HD6433725, HD6433726, HD6433753, and HD6433754 while Table 14-10 gives
the serial interface timing.
Table 14-9 Control Signal Timing
Conditions: Unless otherwise indicated, VCC = 4.0 to 5.5 V, Vdisp = VCC – 40 to VCC,
VSS = 0.0 V, Ta = –20 to +75°C
Item
Symbol
Clock pulse
generator
frequency
fOSC
Clock cycle time
tCYC
Applicable
Test Conditions
Pins
OSC1,
OSC2,
OSC1,
OSC2,
Rating
Min
Typ
Max
Unit
2
—
8.4
MHz
2
—
4.2
119
—
500
VCC = 2.7 to 5.5 V
238
—
500
238
—
1000
VCC = 2.7 to 5.5 V
476
—
1000
VCC = 2.7 to 5.5 V
ns
Instruction cycle
time
φ
Subclock pulse
generator
frequency
fx
X1, X2
VCC = 2.5 to 5.5 V
—
32.768 —
kHz
Subclock cycle
time
tsubcyc
X1, X2
VCC = 2.5 to 5.5 V
—
30.5
—
µs
Subactive
instruction cycle
time
φSUB
VCC = 2.5 to 5.5 V
—
244.14 —
µs
Oscillator settling
time (crystal
oscillator)
trc
—
—
40
ms
—
60
Oscillator settling
time (ceramic
oscillator)
trc
Oscillator
settling time
VCC = 2.7 to 5.5 V
—
OSC1,
OSC2,
—
—
20
VCC = 2.7 to 5.5 V
—
—
40
trc
X1, X2
VCC = 2.7 to 5.5 V
—
—
2
s
External clock
pulse width (high)
tCPH
OSC1
40
—
—
ns
VCC = 2.7 to 5.5 V
100
—
—
External clock
pulse width (low)
tCPL
OSC1
40
—
—
100
—
—
External clock
rise time
tCPr
OSC1
—
—
20
VCC = 2.7 to 5.5 V
—
—
20
External clock fall
time
tCPf
—
—
20
VCC = 2.7 to 5.5 V
—
—
20
OSC1
Rev. 3.00, 12/94, page 262 of 334
Figure
14-1
ns
OSC1,
OSC2,
VCC = 2.7 to 5.5 V
Reference
Diagram
ms
ns
ns
ns
Figure
14-1
Table 14-9 Control Signal Timing (cont)
Conditions: Unless otherwise indicated, VCC = 4.0 to 5.5 V, Vdisp = VCC – 40 to VCC,
VSS = 0.0 V, Ta = –20 to +75°C
Rating
Item
Symbol
Applicable
Pins
Test Conditions
RES pin pulse
width (low)
tREL
RES
VCC = 2.7 to 5.5 V
10
—
—
φ
Figure
14-2
IRQ pin pulse
width (high)
tIH
IRQ0 to
IRQ5
VCC = 2.7 to 5.5 V
2
—
—
φ
φSUB
Figure
14-3
IRQ pin pulse
width (low)
tIL
IRQ0 to
IRQ5
VCC = 2.7 to 5.5 V
2
—
—
φ
φSUB
EVENT pin
pulse width (high)
tEVH
EVENT
VCC = 2.7 to 5.5 V
2
—
—
φ
EVENT pin
pulse width (low)
tEVL
EVENT
VCC = 2.7 to 5.5 V
2
—
—
φ
UD pin minimum
change width
tUDH
tUDL
UD
VCC = 2.7 to 5.5 V
2
—
—
φ
Min
Typ
Max
Unit
Reference
Diagram
Figure
14-4
Figure
14-5
Table 14-10 Serial Interface Timing
Conditions: Unless otherwise indicated, VCC = 4.0 to 5.5 V, Vdisp = VCC – 40 to VCC,
VSS = 0.0 V, Ta = –20 to +75°C
Applicable
Pins
Test Conditions
Item
Symbol
Output transfer
clock cycle timing
tscyc
SCK1,
SCK2
Output transfer
clock pulse width
(high)
tSCKH
Output transfer
clock pulse
width (low)
Rating
Min
Typ
Max
Unit
VCC = 2.7 to 5.5 V
2
—
—
φ
SCK1,
SCK2
VCC = 2.7 to 5.5 V
0.4
—
—
tscyc
tSCKL
SCK1,
SCK2
VCC = 2.7 to 5.5 V
0.4
—
—
tscyc
Output transfer
clock rise time
tSCKr
SCK1,
SCK2
—
—
60
ns
VCC = 2.7 to 5.5 V
—
—
80
Output transfer
clock fall time
tSCKf
—
—
60
VCC = 2.7 to 5.5 V
—
—
80
Input transfer
clock cycle timing
tscyc
SCK1,
SCK2
VCC = 2.7 to 5.5 V
1
—
—
φ
Input transfer
clock pulse
width (high)
tSCKH
SCK1,
SCK2
VCC = 2.7 to 5.5 V
0.4
—
—
tscyc
SCK1,
SCK2
Reference
Diagram
Figure
14-6
ns
Rev. 3.00, 12/94, page 263 of 334
Table 14-10 Serial Interface Timing (cont)
Conditions: Unless otherwise indicated, VCC = 4.0 to 5.5 V, Vdisp = VCC – 40 to VCC,
VSS = 0.0 V, Ta = –20 to +75°C
Applicable
Pins
Test Conditions
Item
Symbol
Input transfer
clock pulse
width (low)
tSCKL
SCK1,
SCK2
Input transfer
clock rise time
tSCKr
SCK1,
SCK2
Input transfer
clock fall time
tSCKf
Serial output
data delay time
tdSO
Serial input data
setup time
tsSI
Serial input data
hold time
thSI
Transfer hold
time
tSCK2
Transfer end
acknowledge
time
tCS
SCK1,
SCK2
Min
Typ
Max
Unit
VCC = 2.7 to 5.5 V
0.4
—
—
tscyc
—
—
60
ns
VCC = 2.7 to 5.5 V
—
—
80
—
—
60
VCC = 2.7 to 5.5 V
—
—
80
—
—
200
VCC = 2.7 to 5.5 V
—
—
350
230
—
—
VCC = 2.7 to 5.5 V
470
—
—
230
—
—
VCC = 2.7 to 5.5 V
470
—
—
When pin SCK2 is
input pin
0.2
—
40
When pin SCK2 is
input pin
VCC = 2.7 to 5.5 V
0.4
—
40
When pin SCK2 is
output pin
VCC = 2.7 to 5.5 V
—
—
1
tscyc
VCC = 2.7 to 5.5 V
3
—
4
φ
SO1, SO2
SI1, SI2
SI1, SI2
SCK2
CS
Rev. 3.00, 12/94, page 264 of 334
Rating
Reference
Diagram
Figure
14-6
ns
ns
ns
ns
µs
Figure
14-7
14.3.3 HD6433723, HD6433724, HD6433725, HD6433726, HD6433753, and HD6433754
A/D Converter Characteristics
Table 14-11 gives the HD6433723, HD6433724, HD6433725, HD6433726, HD6433753, and
HD6433754 A/D converter characteristics.
Table 14-11 A/D Converter Characteristics (provisional values)
Conditions: Unless otherwise indicated, VCC = 4.0 to 5.5 V, Vdisp = VCC – 40 to VCC, VSS = 0.0
V, Ta = –20 to +75°C
Rating
Item
Symbol
Applicable
Pins
Min
Typ
Max
Unit
Analog
supply
voltage
AVCC
AVCC
VCC –0.3
VCC
VCC +0.3
V
Analog
input voltage
AVIN
AN0 to AN7
AVSS
—
AVCC
V
Analog
current
AICC
AVCC
Analog input
capacitance
CAIN
Allowable
RAIN
signal source
impedance
Test Conditions
AVCC = 5 V
—
—
200
µA
Reset and powerdown mode
—
—
10
µA
AN0 to AN7
—
—
30
pF
AN0 to AN7
—
—
10
kΩ
AISTOP
Resolution
Absolute
precision
Conversion
time
—
—
8
Bit
VCC = AVCC = 5 V
—
—
±2.5
LSB
VCC = AVCC =
4.0 to 5.5 V
—
±2.5
—
31
15.5
14.8
Notes
Reference
value
µS
Rev. 3.00, 12/94, page 265 of 334
14.4 Operational Timing
This section provides the following timing charts (figures 14-1 to 14-8).
φ
tcyc
VIH
VIL
OSC1
tCPH
tCPL
tCPf
tCPr
Figure 14-1 System Clock Input Timing
RES
VIL
tREL
Figure 14-2 RES Pin Pulse Width (low)
IRQ0 to IRQ5
VIH
VIL
tIL
tIH
Figure 14-3 IRQ Pin Input Timing
EVENT
VIH
VIL
tEVL
tEVH
Figure 14-4 EVENT Pin Minimum Pulse Width
Rev. 3.00, 12/94, page 266 of 334
VIH
UD
VIL
tUDH
tUDL
Figure 14-5 UD Pin Minimum Change Width
tscyc
SCK1
SCK2
VIH or VOH*
VIL or VOL*
tSCKf
tSCKH
tSCKL
tdso
tSCKr
SO1
VOH*
SO2
VOL*
tssi
thsi
SI1
SI2
Note: * Output timing reference levels:
Output high level: VOH: 2.0 V
Output low level: VOL: 0.8 V
See figure 14-8 for the load conditions.
Figure 14-6 SCI I/O Timing
Rev. 3.00, 12/94, page 267 of 334
VOH*
CS
VOL*
tSCK2
SCK2
tCS
VIH or VOL*
VIL or VOL*
Note: * Output timing reference levels:
Output high level: VOH: 2.0 V
Output low level: VOL: 0.8 V
See figure 14-8 for the load conditions.
Figure 14-7 Serial Communication Interface 2 Chip Select Timing
VCC
2.4 kΩ
LSI output pin
30 pF
12 kΩ
Figure 14-8 Output Load Conditions
Rev. 3.00, 12/94, page 268 of 334
14.5 Differences in Electrical Characteristics between Mask ROM and
ZTAT™ Versions
Table 14-12 shows the difference in electrical characteristics between mask ROM and ZTAT™
versions.
Table 14-12
Item
Differences in Electrical Characteristics between Mask ROM and ZTAT™
Versions
Symbol
Applicable
Pins
Mask ROM Version ZTAT™ Version
Min
Typ
Max
Min
Typ
Max Unit
Operation
range in
subactive
mode
VCC
2.5
—
5.5
2.7
—
5.5
V
Input leakage IIL
current
RES
—
—
1
—
—
40
µA
Input
P16/EVENT
—
—
15
—
—
35
pF
P17/Vdisp
—
—
30
—
—
20
RES
—
—
15
—
—
70
VCC = 5 V,
fOSC = 8 MHz
—
15
—
—
17
—
VCC = 5 V,
fOSC = 4 MHz
—
8
—
—
9
—
VCC = 3 V,
fOSC = 4 MHz
—
5
—
—
6
—
VCC = 5 V,
fOSC = 8 MHz
—
5
8
—
6
9
VCC = 5 V,
fOSC = 4 MHz
—
2.5
4
—
3
5
VCC = 3 V,
fOSC = 4 MHz
—
1.3
—
—
1.5
—
VCC = 5 V,
fOSC = 8 MHz
—
2
3
—
2.5
3.5
VCC = 5 V,
fOSC = 4 MHz
—
1
1.5
—
1.5
2
VCC = 3 V,
fOSC = 4 MHz
—
0.6
—
—
1
—
CIN
capacitance
Power
dissipation
when CPU
operating in
active mode
Power
dissipation
during reset
in active
mode
Power
dissipation in
sleep mode
IOPE
IRES
ISLEEP
VCC
VCC
VCC
Test Conditions
mA
mA
Rev. 3.00, 12/94, page 269 of 334
Table 14-12
Differences in Electrical Characteristics between Mask ROM and ZTAT™
Versions (cont)
Item
Symbol
Applicable
Pins
Power
dissipation
in subactive
mode
ISUB
VCC
Power
dissipation
in watch
mode
Power
P
dissipation
in standby
mode
IWATCH
ISTBY
VCC
VCC
Rev. 3.00, 12/94, page 270 of 334
Mask ROM Version ZTAT™ Version
Test Conditions
Min
Typ
Max
VCC = 2.5 V
(no bypass capacitor)
—
5
20
VCC = 2.5 V
(47 µF bypass
capacitor)
—
9
—
Min
Typ
Max Unit
µA
VCC = 2.7 V
(no bypass capacitor)
—
6
20
VCC = 2.7 V
(47 µF bypass
capacitor)
—
11
—
VCC = 5 V
(no bypass capacitor)
—
13
—
—
16
—
VCC = 5 V
(47 µF bypass
capacitor)
—
20
—
—
22
—
VCC = 2.5 V
(no bypass capacitor)
—
2.2
5
VCC = 2.5 V
(47 µF bypass
capacitor)
—
2.8
—
VCC = 2.7 V
(no bypass capacitor)
—
3.2
6
VCC = 2.7 V
(47 µF bypass
capacitor)
—
3.8
—
VCC = 5 V
(no bypass capacitor)
—
6
—
—
10
—
VCC = 5 V
(47 µF bypass
capacitor)
—
8
—
—
12
—
—
—
5
—
—
10
µA
µA
Appendix A CPU Instruction Set
A.1 Instruction Set List
Operation Notation
Rd8/16
General register (destination) (8 or 16 bits)
Rs8/16
General register (source) (8 or 16 bits)
Rn8/16
General register (8 or 16 bits)
CCR
Condition code register
N
N (negative) flag in CCR
Z
Z (zero) flag in CCR
V
V (overflow) flag in CCR
C
C (carry) flag in CCR
PC
Program counter
SP
Stack pointer
#xx:3/8/16
Immediate data (3, 8, or 16 bits)
d:8/16
Displacement (8 or 16 bits)
@aa:8/16
Absolute address (8 or 16 bits)
+
Addition
–
Subtraction
×
Multiplication
÷
Division
∧
AND logical
∨
OR logical
⊕
Exclusive OR logical
→
—
Move
Inverse logic
Condition Code Notation
Symbol
↕
Modified according to the instruction result
*
Not fixed (value not guaranteed)
0
Always cleared to 0
—
Not affected by the instruction execution result
Rev. 3.00, 12/94, page 271 of 334
A.2 Operation Code Map
Table A-1 is a map of the operation codes contained in the first byte of the instruction code (bits
15 to 8 of the first instruction word).
Some pairs of instructions have identical first bytes. These instructions are differentiated by the
first bit of the second byte (bit 7 of the first instruction word).
Instruction when first bit of byte 2 (bit 7 of first instruction word) is 0.
Instruction when first bit of byte 2 (bit 7 of first instruction word) is 1.
Rev. 3.00, 12/94, page 272 of 334
8
OR
XOR
AND
MOV
C
D
E
F
BVC
SUBX
BILD
BIST
BLD
BST
BEQ
MOV
NEG
NOT
LDC
7
B
BIAND
BAND
RTE
BNE
AND
ANDC
6
CMP
BIXOR
BXOR
BSR
BCS
XOR
XORC
5
A
BIOR
BOR
RTS
BCC
OR
ORC
4
ADDX
BTST
BLS
ROTR
ROTXR
LDC
3
9
BCLR
BHI
ROTL
ROTXL
STC
2
ADD
BNOT
DIVXU
BRN
SHAR
SHLR
SLEEP
1
8
7
BSET
MULXU
5
6
BRA
SHAL
SHLL
NOP
0
4
3
2
1
0
LO
Note: * The PUSH and POP instructions are identical in machine language to MOV instructions.
HI
Table A-1 Operation Code Map
SUB
ADD
MOV
BVS
9
JMP
BPL
DEC
INC
A
C
BGE
MOV *
EEPMOV
BMI
SUBS
ADDS
B
BLT
JSR
BGT
SUBX
ADDX
E
Bit manipulation instruction
CMP
MOV
D
BLE
DAS
DAA
F
;;
Rev. 3.00, 12/94, page 273 of 334
A.3 Number of States Required for Execution
Table A-2 Instruction Set
MOV.B Rs, Rd
B Rs8 → Rd8
MOV.B @Rs, Rd
B @Rs16 → Rd8
MOV.B @(d:16, Rs), Rd
B @(d:16, Rs16)→ Rd8
MOV.B @Rs+, Rd
B @Rs16 → Rd8
Rs16+1 → Rs16
MOV.B @aa:8, Rd
B @aa:8 → Rd8
MOV.B @aa:16, Rd
B @aa:16 → Rd8
MOV.B Rs, @Rd
B Rs8 → @Rd16
MOV.B Rs, @(d:16, Rd)
B Rs8 → @(d:16, Rd16)
MOV.B Rs, @—Rd
B Rd16–1 → Rd16
Rs8 → @Rd16
MOV.B Rs, @aa:8
B Rs8 → @aa:8
MOV.B Rs, @aa:16
B Rs8 → @aa:16
MOV.W #xx:16, Rd
W #xx:16 → Rd
MOV.W Rs, Rd
W Rs16 → Rd16
MOV.W @Rs, Rd
W @Rs16 → Rd16
W @Rs16 → Rd16
Rs16+2 → Rs16
MOV.W @aa:16, Rd
W @aa:16 → Rd16
MOV.W Rs, @Rd
W Rs16 → @Rd16
MOV.W Rs, @(d:16, Rd) W Rs16 → @(d:16, Rd16)
MOV.W Rs, @—Rd
W Rd16–2 → Rd16
Rs16 → @Rd16
I H N Z V C
2
2
4
2
2
4
2
4
2
2
4
4
2
2
4
2
4
2
4
2
No. of States
—
@@aa
@(d:8, PC)
@aa:8/16
Condition Code
— — ↕
MOV.W @(d:16, Rs), Rd W @(d:16, Rs16) → Rd16
MOV.W @Rs+, Rd
@–Rn/@Rn+
2
@(d:16, Rn)
#xx:8/16
B #xx:8 → Rd8
@Rn
Operation
MOV.B #xx:8, Rd
Rn
Mnemonic
Operand Size
Addressing Mode/
Instruction Length (bytes)
↕ 0 — 2
— — ↕
↕ 0 — 2
— — ↕
↕ 0 — 4
— — ↕
↕ 0 — 6
— — ↕
↕ 0 — 6
— — ↕
↕ 0 — 4
— — ↕
↕ 0 — 6
— — ↕
↕ 0 — 4
— — ↕
↕ 0 — 6
— — ↕
↕ 0 — 6
— — ↕
↕ 0 — 4
— — ↕
↕ 0 — 6
— — ↕
↕ 0 — 4
— — ↕
↕ 0 — 2
— — ↕
↕ 0 — 4
— — ↕
↕ 0 — 6
— — ↕
↕ 0 — 6
— — ↕
↕ 0 — 6
— — ↕
↕ 0 — 4
— — ↕
↕ 0 — 6
— — ↕
↕ 0 — 6
MOV.W Rs, @aa:16
W Rs16 → @aa:16
— — ↕
↕ 0 — 6
POP Rd
W @SP → Rd16
SP+2 → SP
2
— — ↕
↕ 0 — 6
PUSH Rs
W SP–2 → SP
Rs16 → @SP
2
— — ↕
↕ 0 — 6
Rev. 3.00, 12/94, page 274 of 334
4
Table A-2 Instruction Set (cont)
— if R4L≠0 then
Repeat @R5 → @R6
R5+1 → R5
R6+1 → R6
R4L–1 → R4L
Until R4L=0
else next
ADD.B #xx:8, Rd
B Rd8+#xx:8 → Rd8
ADD.B Rs, Rd
B Rd8+Rs8 → Rd8
ADD.W Rs, Rd
W Rd16+Rs16 → Rd16
ADDX.B #xx:8, Rd
B Rd8+#xx:8 +C → Rd8
I H N Z V C
No. of States
Condition Code
—
@@aa
@(d:8, PC)
@aa:8/16
@–Rn/@Rn+
@(d:16, Rn)
@Rn
Rn
Operation
EEPMOV
#xx:8/16
Mnemonic
Operand Size
Addressing Mode/
Instruction Length (bytes)
4 — — — — — — ➃
— ↕
↕
↕
↕
↕ 2
2
— ↕
↕
↕
↕
↕ 2
2
— ➀ ↕
↕
2
2
↕
↕ 2
— ↕
↕ ➁ ↕
↕ 2
↕ ➁ ↕
↕ 2
ADDX.B Rs, Rd
B Rd8+Rs8 +C → Rd8
2
— ↕
ADDS.W #1, Rd
W Rd16+1 → Rd16
2
— — — — — — 2
ADDS.W #2, Rd
W Rd16+2 → Rd16
2
— — — — — — 2
INC.B Rd
B Rd8+1 → Rd8
2
— — ↕
↕
↕ — 2
DAA.B Rd
B Rd8 decimal adjust → Rd8
2
— *
↕
↕
* ➂ 2
SUB.B Rs, Rd
B Rd8–Rs8 → Rd8
2
— ↕
↕
↕
↕
↕ 2
SUB.W Rs, Rd
W Rd16–Rs16 → Rd16
2
— ➀ ↕
↕
SUBX.B #xx:8, Rd
B Rd8–#xx:8–C → Rd8
2
↕
↕ 2
— ↕
↕ ➁ ↕
↕ 2
↕ ➁ ↕
↕ 2
SUBX.B Rs, Rd
B Rd8–Rs8–C → Rd8
2
— ↕
SUBS.W #1, Rd
W Rd16–1 → Rd16
2
— — — — — — 2
SUBS.W #2, Rd
W Rd16–2 → Rd16
2
— — — — — — 2
DEC.B Rd
B Rd8–1 → Rd8
2
— — ↕
↕
↕ — 2
DAS.B Rd
B Rd8 decimal adjust → Rd8
2
— *
↕
↕
* — 2
NEG.B Rd
B 0–Rd → Rd
2
— ↕
↕
↕
↕
↕ 2
CMP.B #xx:8, Rd
B Rd8–#xx:8
— ↕
↕
↕
↕
↕ 2
CMP.B Rs, Rd
B Rd8–Rs8
2
— ↕
↕
↕
↕
↕ 2
CMP.W Rs, Rd
W Rd16–Rs16
2
— ➀ ↕
↕
↕
↕ 2
2
Rev. 3.00, 12/94, page 275 of 334
Table A-2 Instruction Set (cont)
AND.B #xx:8, Rd
B Rd8∧#xx:8 → Rd8
AND.B Rs, Rd
B Rd8∧Rs8 → Rd8
OR.B #xx:8, Rd
B Rd8∨#xx:8 → Rd8
2
2
OR.B Rs, Rd
B Rd8∨Rs8 → Rd8
B Rd8⊕#xx:8 → Rd8
—
I H N Z V C
— — ↕
2
XOR.B #xx:8, Rd
Condition Code
2
2
No. of States
— — ➄ ➅ — — 14
@@aa
2
@(d:8, PC)
B Rd16÷Rs8 → Rd16
(RdH: remainder,
RdL: quotient)
@aa:8/16
DIVXU.B Rs, Rd
@–Rn/@Rn+
— — — — — — 14
@(d:16, Rn)
2
Operation
@Rn
B Rd8 × Rs8 → Rd16
Rn
MULXU.B Rs, Rd
#xx:8/16
Mnemonic
Operand Size
Addressing Mode/
Instruction Length (bytes)
↕ 0 — 2
— — ↕
↕ 0 — 2
— — ↕
↕ 0 — 2
— — ↕
↕ 0 — 2
— — ↕
↕ 0 — 2
XOR.B Rs, Rd
B Rd8⊕Rs8 → Rd8
2
— — ↕
↕ 0 — 2
NOT.B Rd
B Rd → Rd
2
— — ↕
↕ 0 — 2
SHAL.B Rd
B
2
— — ↕
↕
2
— — ↕
↕ 0 ↕ 2
2
— — ↕
↕ 0 ↕ 2
2
— — 0 ↕ 0 ↕ 2
2
— — ↕
↕ 0 ↕ 2
2
— — ↕
↕ 0 ↕ 2
C
0
b7
SHAR.B Rd
SHLL.B Rd
B
C
b0
C
0
b7
SHLR.B Rd
B
B
b0
0
C
b7
ROTXL.B Rd
b0
C
b7
ROTXR.B Rd
↕ 2
b0
B
b7
↕
b0
B
b7
Rev. 3.00, 12/94, page 276 of 334
b0
C
Table A-2 Instruction Set (cont)
I H N Z V C
No. of States
Condition Code
—
@@aa
@(d:8, PC)
@aa:8/16
@–Rn/@Rn+
@(d:16, Rn)
Operation
@Rn
B
Rn
ROTL.B Rd
#xx:8/16
Mnemonic
Operand Size
Addressing Mode/
Instruction Length (bytes)
2
— — ↕
↕ 0 ↕ 2
2
— — ↕
↕ 0 ↕ 2
2
— — — — — — 2
C
b7
ROTR.B Rd
b0
B
C
b7
BSET #xx:3, Rd
b0
B (#xx:3 of Rd8) ← 1
BSET #xx:3, @Rd
B (#xx:3 of @Rd16) ← 1
BSET #xx:3, @aa:8
B (#xx:3 of @aa:8) ← 1
BSET Rn, Rd
B (Rn8 of Rd8) ← 1
BSET Rn, @Rd
B (Rn8 of @Rd16) ← 1
BSET Rn, @aa:8
B (Rn8 of @aa:8) ← 1
BCLR #xx:3, Rd
B (#xx:3 of Rd8) ← 0
BCLR #xx:3, @Rd
B (#xx:3 of @Rd16) ← 0
BCLR #xx:3, @aa:8
B (#xx:3 of @aa:8) ← 0
BCLR Rn, Rd
B (Rn8 of Rd8) ← 0
BCLR Rn, @Rd
B (Rn8 of @Rd16) ← 0
BCLR Rn, @aa:8
B (Rn8 of @aa:8) ← 0
BNOT #xx:3, Rd
B (#xx:3 of Rd8) ←
(#xx:3 of Rd8)
BNOT #xx:3, @Rd
B (#xx:3 of @Rd16) ←
(#xx:3 of @Rd16)
BNOT #xx:3, @aa:8
B (#xx:3 of @aa:8) ←
(#xx:3 of @aa:8)
BNOT Rn, Rd
B (Rn8 of Rd8) ←
(Rn8 of Rd8)
BNOT Rn, @Rd
B (Rn8 of @Rd16) ←
(Rn8 of @Rd16)
BNOT Rn, @aa:8
B (Rn8 of @aa:8) ←
(Rn8 of @aa:8)
4
— — — — — — 8
4
2
— — — — — — 8
— — — — — — 2
4
— — — — — — 8
4
2
— — — — — — 8
— — — — — — 2
4
— — — — — — 8
4
2
— — — — — — 8
— — — — — — 2
4
— — — — — — 8
4
2
— — — — — — 8
— — — — — — 2
4
— — — — — — 8
4
2
— — — — — — 8
— — — — — — 2
4
— — — — — — 8
4
— — — — — — 8
Rev. 3.00, 12/94, page 277 of 334
Table A-2 Instruction Set (cont)
BTST #xx:3, @Rd
B (#xx:3 of @Rd16) → Z
BTST #xx:3, @aa:8
B (#xx:3 of @aa:8) → Z
BTST Rn, Rd
B (Rn8 of Rd8) → Z
BTST Rn, @Rd
B (Rn8 of @Rd16) → Z
BTST Rn, @aa:8
B (Rn8 of @aa:8) → Z
BLD #xx:3, Rd
B (#xx:3 of Rd8) → C
BLD #xx:3, @Rd
B (#xx:3 of @Rd16) → C
BLD #xx:3, @aa:8
B (#xx:3 of @aa:8) → C
BILD #xx:3, Rd
B (#xx:3 of Rd8) → C
BILD #xx:3, @Rd
B (#xx:3 of @Rd16) → C
BILD #xx:3, @aa:8
B (#xx:3 of @aa:8) → C
BST #xx:3, Rd
B C → (#xx:3 of Rd8)
BST #xx:3, @Rd
B C → (#xx:3 of @Rd16)
BST #xx:3, @aa:8
B C → (#xx:3 of @aa:8)
BIST #xx:3, Rd
B C → (#xx:3 of Rd8)
BIST #xx:3, @Rd
B C → (#xx:3 of @Rd16)
BIST #xx:3, @aa:8
B C → (#xx:3 of @aa:8)
BAND #xx:3, Rd
B C∧(#xx:3 of Rd8) → C
BAND #xx:3, @Rd
B C∧(#xx:3 of @Rd16) → C
BAND #xx:3, @aa:8
B C∧(#xx:3 of @aa:8) → C
BIAND #xx:3, Rd
B C∧(#xx:3 of Rd8) → C
BIAND #xx:3, @Rd
B C∧(#xx:3 of @Rd16) → C
BIAND #xx:3, @aa:8
B C∧(#xx:3 of @aa:8) → C
BOR #xx:3, Rd
B C∨(#xx:3 of Rd8) → C
BOR #xx:3, @Rd
B C∨(#xx:3 of @Rd16) → C
BOR #xx:3, @aa:8
B C∨(#xx:3 of @aa:8) → C
BIOR #xx:3, Rd
B C∨(#xx:3 of Rd8) → C
BIOR #xx:3, @Rd
B C∨(#xx:3 of @Rd16) → C
Rev. 3.00, 12/94, page 278 of 334
I H N Z V C
No. of States
Condition Code
—
@@aa
@(d:8, PC)
@aa:8/16
@–Rn/@Rn+
@(d:16, Rn)
Operation
@Rn
B (#xx:3 of Rd8) → Z
Rn
BTST #xx:3, Rd
#xx:8/16
Mnemonic
Operand Size
Addressing Mode/
Instruction Length (bytes)
— — — ↕ — — 2
2
— — — ↕ — — 6
4
4
— — — ↕ — — 6
— — — ↕ — — 2
2
— — — ↕ — — 6
4
4
— — — ↕ — — 6
— — — — — ↕ 2
2
— — — — — ↕ 6
4
4
— — — — — ↕ 6
— — — — — ↕ 2
2
— — — — — ↕ 6
4
4
2
— — — — — ↕ 6
— — — — — — 2
4
— — — — — — 8
4
2
— — — — — — 8
— — — — — — 2
4
— — — — — — 8
4
— — — — — — 8
— — — — — ↕ 2
2
— — — — — ↕ 6
4
4
— — — — — ↕ 6
— — — — — ↕ 2
2
— — — — — ↕ 6
4
4
— — — — — ↕ 6
— — — — — ↕ 2
2
— — — — — ↕ 6
4
4
— — — — — ↕ 6
— — — — — ↕ 2
2
4
— — — — — ↕ 6
Table A-2 Instruction Set (cont)
BXOR #xx:3, Rd
B C⊕(#xx:3 of Rd8) → C
BXOR #xx:3, @Rd
B C⊕(#xx:3 of @Rd16) → C
BXOR #xx:3, @aa:8
B C⊕(#xx:3 of @aa:8) → C
BIXOR #xx:3, Rd
B C⊕(#xx:3 of Rd8) → C
BIXOR #xx:3, @Rd
B C⊕(#xx:3 of @Rd16) → C
BIXOR #xx:3, @aa:8
B C⊕(#xx:3 of @aa:8) → C
I H N Z V C
No. of States
Condition Code
—
@@aa
@(d:8, PC)
@aa:8/16
@–Rn/@Rn+
@(d:16, Rn)
Operation
@Rn
B C∨(#xx:3 of @aa:8) → C
Rn
BIOR #xx:3, @aa:8
Branching
Condition
#xx:8/16
Mnemonic
Operand Size
Addressing Mode/
Instruction Length (bytes)
— — — — — ↕ 6
4
— — — — — ↕ 2
2
— — — — — ↕ 6
4
— — — — — ↕ 6
4
— — — — — ↕ 2
2
— — — — — ↕ 6
4
— — — — — ↕ 6
4
BRA d:8 (BT d:8)
— PC ← PC+d:8
2
— — — — — — 4
BRN d:8 (BF d:8)
— PC ← PC+2
2
— — — — — — 4
BHI d:8
— If
condition
is true
— then
— PC ←
PC+d:8
— else next;
—
BLS d:8
BCC d:8 (BHS d:8)
BCS d:8 (BLO d:8)
BNE d:8
BEQ d:8
—
C∨Z=0
2
— — — — — — 4
C∨Z=1
2
— — — — — — 4
C=0
2
— — — — — — 4
C=1
2
— — — — — — 4
Z=0
2
— — — — — — 4
Z=1
2
— — — — — — 4
BVC d:8
—
V=0
2
— — — — — — 4
BVS d:8
—
V=1
2
— — — — — — 4
BPL d:8
—
N=0
2
— — — — — — 4
BMI d:8
—
N=1
2
— — — — — — 4
BGE d:8
—
N⊕V = 0
2
— — — — — — 4
BLT d:8
—
N⊕V = 1
2
— — — — — — 4
BGT d:8
—
Z ∨ (N⊕V) = 0
2
— — — — — — 4
BLE d:8
—
Z ∨ (N⊕V) = 1
2
— — — — — — 4
JMP @Rn
— PC ← Rn16
JMP @aa:16
— PC ← aa:16
JMP @@aa:8
— PC ← @aa:8
BSR d:8
— SP–2 → SP
PC → @SP
PC ← PC+d:8
2
— — — — — — 4
4
— — — — — — 6
2
2
— — — — — — 8
— — — — — — 6
Rev. 3.00, 12/94, page 279 of 334
Table A-2 Instruction Set (cont)
— SP–2 → SP
PC → @SP
PC ← Rn16
JSR @aa:16
— SP–2 → SP
PC → @SP
PC ← aa:16
JSR @@aa:8
2
No. of States
I H N Z V C
— — — — — — 6
4
SP–2 → SP
PC → @SP
PC ← @aa:8
Condition Code
—
@@aa
@(d:8, PC)
@aa:8/16
@–Rn/@Rn+
@(d:16, Rn)
@Rn
Rn
Operation
JSR @Rn
#xx:8/16
Mnemonic
Operand Size
Addressing Mode/
Instruction Length (bytes)
— — — — — — 8
2
— — — — — — 8
RTS
— PC ← @SP
SP+2 → SP
2 — — — — — — 8
RTE
— CCR ← @SP
SP+2 → SP
PC ← @SP
SP+2 → SP
2 ↕
SLEEP
— Transit to sleep mode.
LDC #xx:8, CCR
B #xx:8 → CCR
↕
↕
↕
↕
↕ 10
2 — — — — — — 2
2
↕
↕
↕
↕
↕
↕ 2
↕
↕
↕
↕
↕ 2
LDC Rs, CCR
B Rs8 → CCR
2
↕
STC CCR, Rd
B CCR → Rd8
2
— — — — — — 2
ANDC #xx:8, CCR
B CCR∧#xx:8 → CCR
2
↕
↕
↕
↕
↕
↕ 2
ORC #xx:8, CCR
B CCR∨#xx:8 → CCR
2
↕
↕
↕
↕
↕
↕ 2
XORC #xx:8, CCR
B CCR⊕#xx:8 → CCR
2
↕
↕
↕
↕
↕
↕ 2
NOP
— PC ← PC+2
Notes: ➀
➁
➂
➃
➄
➅
2 — — — — — — 2
Set to 1 when there is a carry or borrow from bit 11; otherwise cleared to 0.
If the result is zero, the previous value of the flag is retained; otherwise the flag is cleared to 0.
Set to 1 if decimal adjustment produces a carry; otherwise cleared to 0.
The number of states required for execution is 4n+9 (n = value of R4L).
Set to 1 if the divisor is negative; otherwise cleared to 0.
Set to 1 if the divisor is zero; otherwise cleared to 0.
Rev. 3.00, 12/94, page 280 of 334
Appendix B I/O Register Field
B.1 I/O Register Fields (1)
Addr.
(Last Register
Byte) Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Module
Name
H'A0 STAR
—
—
—
STA4
STA3
STA2
STA1
STA0
SCI2
H'A1 EDAR
—
—
—
EDA4
EDA3
EDA2
EDA1
EDA0
H'A2 SCR2
—
—
—
I/O
GAP2
GAP1
PS1
PS0
H'A3 STSR
—
—
—
SO2
LAST
BIT
OVR
WT
GIT
STF
Bit Names
Not used
H'A4 —
to
H'AF
SMR16
SMR15
SMR14
—
H'B0 SMR1
—
SMR13
SMR12
SMR11
SMR10
H'B1 SDRU1
SDRU17 SDRU16 SDRU15 SDRU14 SDRU13 SDRU12 SDRU11 SDRU10
H'B2 SDRL1
SDRL17 SDRL16 SDRL15 SDRL14 SDRL13 SDRL12 SDRL11 SDRL10
H'B3 SPR1
SO1
LAST
BIT
—
—
—
—
—
—
—
H'B4 —
—
—
—
—
—
—
—
—
H'B5 —
—
—
—
—
—
—
—
—
H'B6 —
—
—
—
—
—
—
—
—
H'B7 —
—
—
—
—
—
—
—
—
H'B8 —
—
—
—
—
—
—
—
—
H'B9 VFSR
VFLAG
KSE
—
SR4
SR3
SR2
SR1
SR0
H'BA VFDR
FLMO
DM2
DM1
DM0
DR3
DR2
DR1
DR0
H'BB DBR
VFDE
DISP
—
—
DBR3
DBR2
DBR1
DBR0
H'BC AMR
AMR7
—
—
—
—
AMR2
AMR1
AMR0
H'BD ADRR
ADR7
ADR6
ADR5
ADR4
ADR3
ADR2
ADR1
ADR0
H'BE ADSR
ADSF
—
—
—
—
—
—
—
H'BF —
—
—
—
—
—
—
—
—
SCI1
—
VFD
controller/
driver
A/D
converter
Notation: SCI1: Serial communication interface 1
SCI2: Serial communication interface 2
Rev. 3.00, 12/94, page 281 of 334
B.1 I/O Register Fields (1) (cont)
Addr.
(Last Register
Byte) Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Module
Name
H'C0 TMA
—
—
—
—
TMA3
TMA2
TMA1
TMA0
Timer A
Bit Names
H'C1 TCA
TCA7
TCA6
TCA5
TCA4
TCA3
TCA2
TCA1
TCA0
H'C2 TMB
TMB7
—
—
—
—
TMB2
TMB1
TMB0
H'C3 TLB/TCB
TLB7/
TCB7
TLB6/
TCB6
TLB5/
TCB5
TLB4/
TCB4
TLB3/
TCB3
TLB2/
TCB2
TLB1/
TCB1
TLB0/
TCB0
H'C4 TMC
TMC7
TMC6
TMC5
—
—
TMC2
TMC1
TMC0
H'C5 TLC/TCC
TLC7/
TCC7
TLC6/
TCC6
TLC5/
TCC5
TLC4/
TCC4
TLC3/
TCC3
TLC2/
TCC2
TLC1/
TCC1
TLC0/
TCC0
H'C6 TMD
CLR
—
—
—
—
—
—
EDG
H'C7 TCD
TCD7
TCD6
TCD5
TCD4
TCD3
TCD2
TCD1
TCD0
H'C8 TME
TME7
—
—
—
—
TME2
TME1
TME0
H'C9 TLE/TCE
TLE7/
TCE7
TLE6/
TCE6
TLE5/
TCE5
TLE4/
TCE4
TLE3/
TCE3
TLE2/
TCE2
TLE1/
TCE1
TLE0/
TCE0
H'CA —
—
—
—
—
—
—
—
—
H'CB —
—
—
—
—
—
—
—
—
H'CC PWCR
—
—
—
—
—
—
—
PWCR0
H'CD PWDRU
—
—
PWDRU5 PWDRU4 PWDRU3 PWDRU2 PWDRU1 PWDRU0
H'CE PWDRL
PWDRL7 PWDRL6 PWDRL5 PWDRL4 PWDRL3 PWDRL2 PWDRL1 PWDRL0
H'CF —
—
—
—
—
—
—
—
—
H'D0 PDR0
PDR07
PDR06
PDR05
PDR04
PDR03
PDR02
PDR01
PDR00
H'D1 PDR1
—
—
PDR15
PDR14
PDR13
PDR12
PDR11
PDR10
H'D2 —
—
—
—
—
—
—
—
—
H'D3 PDR3
—
—
—
—
PDR33
PDR32
PDR31
PDR30
H'D4 PDR4
PDR47
PDR46
PDR45
PDR44
PDR43
PDR42
PDR41
PDR40
H'D5 PDR5
PDR57
PDR56
PDR55
PDR54
PDR53
PDR52
PDR51
PDR50
H'D6 PDR6
PDR67
PDR66
PDR65
PDR64
PDR63
PDR62
PDR61
PDR60
H'D7 PDR7
PDR77
PDR76
PDR75
PDR74
PDR73
PDR72
PDR71
PDR70
H'D8 PDR8
PDR87
PDR86
PDR85
PDR84
PDR83
PDR82
PDR81
PDR80
H'D9 PDR9
PDR97
PDR96
PDR95
PDR94
PDR93
PDR92
PDR91
PDR90
H'DA PDRA
—
—
—
—
—
—
PDRA1
PDRA0
H'DB —
—
—
—
—
—
—
—
—
H'DC —
—
—
—
—
—
—
—
—
H'DD —
—
—
—
—
—
—
—
—
H'DE —
—
—
—
—
—
—
—
—
H'DF —
—
—
—
—
—
—
—
—
Rev. 3.00, 12/94, page 282 of 334
Timer B
Timer C
Timer D
Timer E
14-bit
PWM
I/O
ports
B.1 I/O Register Fields (1) (cont)
Addr.
(Last Register
Byte) Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
H'E0 —
—
—
—
—
—
—
—
—
Bit Names
H'E1 PCR1
—
—
PCR15
PCR14
PCR13
PCR12
PCR11
PCR10
H'E2 —
—
—
—
—
—
—
—
—
H'E3 —
—
—
—
—
—
—
—
—
H'E4 —
—
—
—
—
—
—
—
—
H'E5 —
—
—
—
—
—
—
—
—
H'E6 —
—
—
—
—
—
—
—
—
H'E7 —
—
—
—
—
—
—
—
—
H'E8 PCR8
PCR87
PCR86
PCR85
PCR84
PCR83
PCR82
PCR81
PCR80
H'E9 PCR9
PCR97
PCR96
PCR95
PCR94
PCR93
PCR92
PCR91
PCR90
H'EA PCRA
—
—
—
—
—
—
PCRA1
PCRA0
H'EB PMR1
NOISE
EVENT
CANCEL
IRQC5
IRQC4
IRQC3
IRQC2
IRQC1
IRQC0
H'EC PMR2
UP/
DOWN
SO2
SI2
SCK2
SO1
SI1
SCK1
PWM
H'ED PMR3
—
SO2
PMOS
CS
—
SO1
PMOS
—
—
—
H'EE PMR4
TEO
TEO ON FREQ
VRFR
—
—
—
—
H'EF PMR0
AN7
AN6
AN5
AN4
AN3
AN2
AN1
AN0
H'F0
SYSCR1
SSBY
STS2
STS1
STS0
LSON
—
—
—
H'F1
SYSCR2
—
—
—
—
DTON
—
—
—
H'F2
IEGR
—
—
—
IEG4
—
—
IEG1
IEG0
H'F3
IENR1
—
—
IEN5
IEN4
IEN3
IEN2
IEN1
IEN0
H'F4
IENR2
—
—
IENDT
IENTE
IENTD
IENTC
IENTB
IENTA
H'F5
IENR3
IENAD
IENKS
—
—
—
—
IENS2
IENS1
H'F6
IRR1
—
—
IRRI5
IRRI4
IRRI3
IRRI2
IRRI1
IRRI0
H'F7
IRR2
—
—
IRRDT
IRRTE
IRRTD
IRRTC
IRRTB
IRRTA
H'F8
IRR3
IRRAD
IRRKS
—
—
—
—
IRRS2
IRRS1
H'F9
—
—
—
—
—
—
—
—
—
H'FA
—
—
—
—
—
—
—
—
—
H'FB —
—
—
—
—
—
—
—
—
H'FC —
—
—
—
—
—
—
—
—
H'FD —
—
—
—
—
—
—
—
—
H'FE —
—
—
—
—
—
—
—
—
H'FF —
—
—
—
—
—
—
—
—
Module
Name
I/O
ports
System
control
Rev. 3.00, 12/94, page 283 of 334
B.2 I/O Register Fields (2)
Register fields are explained on the following pages in the format below.
Register
acronym
Register
name
DBR—Digit Beginning Register
Address to which
register is mapped
Name of on-chip
peripheral
module
H'BB
VFD Controller
Bit
numbers
Bit
Initial bit
values
7
6
5
4
3
2
1
0
VFDE
DISP
—
—
DBR3
DBR2
DBR1
DBR0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
—
R/W
R/W
R/W
R/W
R/W
Segment Pin Select
0 0 0 0 FD0 to FD7
Bit names
and positions.
Dashes (—)
indicate
reserved bits.
0 0 0 1 FD1 to FD7, FS7
Possible types of access
R
Read only
0 0 1 0 FD2 to FD7, FS7 to FS6
W
Write only
0 0 1 1 FD3 to FD7, FS7 to FS5
R/W Read and write
0 1 0 0 FD4 to FD7, FS7 to FS4
Full name
of bit
0 1 0 1 FD5 to FD7, FS7 to FS3
0 1 1 0 FD6 to FD7, FS7 to FS2
0 1 1 1 FD to FD7, FS7 to FS1
1 * * *
Display Bit
0 All segment pins are in non-illuminating
state (pull-down state).
Digit pins continue operating.
Register and RAM values are unchanged.
1 Display RAM contents are output to
segment pins.
Rev. 3.00, 12/94, page 284 of 334
FS7 to FS0
Note: * Don’t care.
Bit settings
and
descriptions
STAR—Start Address Register
Bit
H'A0
SCI2
7
6
5
4
3
2
1
0
—
—
—
STA4
STA3
STA2
STA1
STA0
Initial value
1
1
1
0
0
0
0
0
Read/Write
—
—
—
R/W
R/W
R/W
R/W
R/W
Designates transfer starting address
in address space H'FF80 to H'FF9F.
EDAR—End Address Register
Bit
H'A1
SCI2
7
6
5
4
3
2
1
0
—
—
—
EDA4
EDA3
EDA2
EDA1
EDA0
Initial value
1
1
1
0
0
0
0
0
Read/Write
—
—
—
R/W
R/W
R/W
R/W
R/W
Designates transfer end address
in address space H'FF80 to H'FF9F.
SCR2—Serial Control Register
Bit
H'A2
SCI2
7
6
5
4
3
2
1
0
—
—
—
I/O
GAP2
GAP1
PS1
PS0
Initial value
1
1
1
0
0
0
0
0
Read/Write
—
—
—
R/W
R/W
R/W
R/W
R/W
Transmit/Receive Select
0 Receive mode
1 Transmit mode
Gap Insertion
0 0 No gap insertion
0 1 1-clock gap insertion
1 0 2-clock gap insertion
1 1 8-clock gap insertion
Transfer Clock Select
0 0 φ /2, SCK 2 is output pin
0 1 φ /4, SCK 2 is output pin
1 0 φ /8, SCK 2 is output pin
1 1 External clock, SCK 2 is input pin
Rev. 3.00, 12/94, page 285 of 334
STSR—Status Register
Bit
Initial value
Read/Write
H'A3
SCI2
7
6
5
4
3
2
1
0
—
—
—
SO2 LAST
BIT
OVR
WT
GIT
STF
1
1
1
0
*2
0
0
0
R/W
R/W*1
R/W*1
R/W
R/W
—
—
—
Extended Data Bit
0 Pin SO 2 output low
1 Pin SO 2 output high
Waiting Flag
0 [Clear condition] When STSR is written
1 [Set condition] When 32-byte data
buffer is read or written during transfer
Overrun Flag
Gap Interval Flag
0 [Clear condition] When STSR is written
0 Insert gap every 16 bits
1 [Set condition] When overrun occurs
1 Insert gap every 8 bits
Start/Busy Flag
0 [Read] Transfer stopped
[Write] Transfer aborted
1 [Read] Transfer in progress
[Write] Start of transfer instructed
Notes: 1. Cleared to 0 by a write access to STSR.
2. Not fixed
Rev. 3.00, 12/94, page 286 of 334
SMR1—Serial Mode Register 1
Bit
H'B0
SCI1
7
6
5
4
3
2
1
0
—
SMR16
SMR15
SMR14
SMR13
SMR12
SMR11
SMR10
Initial value
1
0
0
0
0
0
0
0
Read/Write
—
W
W
W
W
W
W
W
Operation Mode Select
Clock Select
0 0
0 0 0 0 φ /1024, SCK 1 is output pin
0
Clock continuous output mode
1 φ /256, SCK 1 is output pin
Not 00 8-bit transfer mode
1 0
0
1 0 φ /64, SCK 1 is output pin
Clock continuous output mode
1 φ /32, SCK 1 is output pin
Not 00 16-bit transfer mode
1 0 0 φ /16, SCK 1 is output pin
1 φ /8, SCK 1 is output pin
1 0 φ /4, SCK 1 is output pin
1 φ /2, SCK 1 is output pin
1 0 0 0 Not used
1 Not used
1 0 Not used
1 Not used
1 0 0 Not used
1 Not used
1 0 Not used
1 External clock, SCK 1 is input pin
SDRU1—Serial Data Register U1
Bit
7
6
H'B1
5
4
3
SCI1
2
1
0
SDRU17 SDRU16 SDRU15 SDRU14 SDRU13 SDRU12 SDRU11 SDRU10
Initial value
*
*
*
*
*
*
*
*
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Used to set data for transmission and to held received data.
8-bit transfer mode: not used
16-bit transfer mode: upper 8-bits of data register
Note: * Not fixed
Rev. 3.00, 12/94, page 287 of 334
SDRL1—Serial Data Register L1
Bit
7
H'B2
6
5
4
3
SCI1
2
1
0
SDRL17 SDRL16 SDRL15 SDRL14 SDRL13 SDRL12 SDRL11 SDRL10
Initial value
*
*
*
*
*
*
*
*
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Used to set data for transmission and to held received data.
8-bit transfer mode: data register
16-bit transfer mode: lower 8-bits of data register
Note: * Not fixed
SPR1—Serial Port Register 1
Bit
H'B3
SCI1
7
6
5
4
3
2
1
0
SO1 LAST
BIT
—
—
—
—
—
—
—
Initial value
*
1
1
1
1
1
1
1
Read/Write
R/W
—
—
—
—
—
—
—
Extended Data Bit
0 Pin SO 1 output low
0 Pin SO 1 output high
Note: * Not fixed
Rev. 3.00, 12/94, page 288 of 334
VFSR—VFD Segment Control Register
Bit
H'B9
VFD Controller/Driver
7
6
5
4
3
2
1
0
VFLAG
KSE
—
SR4
SR3
SR2
SR1
SR0
Initial value
0
0
1
0
0
0
0
0
Read/Write
R/W
R/W
—
R/W
R/W
R/W
R/W
R/W
Segment Pin Select
0 0 0 0 0
FS0
1 0 0 0 0
FS0 to FS16
Key Scan Enable
0 0 0 0 1
FS0 to FS1
1 0 0 0 1
FS0 to FS17
0 No key scan interval
0 0 0 1 0
FS0 to FS2
1 0 0 1 0
FS0 to FS18
1 Key scan interval added
0 0 0 1 1
FS0 to FS3
1 0 0 1 1
FS0 to FS19
0 0 1 0 0
FS0 to FS4
1 0 1 0 0
FS0 to FS20
0 0 1 0 1
FS0 to FS5
1 0 1 0 1
FS0 to FS21
0 0 1 1 0
FS0 to FS6
1 0 1 1 0
FS0 to FS22
0 0 1 1 1
FS0 to FS7
1 0 1 1 1
FS0 to FS23
0 1 0 0 0
FS0 to FS8
1 1 0 0 0
FS0 to FS24
0 1 0 0 1
FS0 to FS9
1 1 0 0 1
FS0 to FS25
0 1 0 1 0
FS0 to FS10
1 1 0 1 0
FS0 to FS26
0 1 0 1 1
FS0 to FS11
1 1 0 1 1
FS0 to FS27
0 1 1 0 0
FS0 to FS12
1 1 1 0 0
FS0 to FS27
0 1 1 0 1
FS0 to FS13
1 1 1 0 1
FS0 to FS27
0 1 1 1 0
FS0 to FS14
1 1 1 1 0
FS0 to FS27
0 1 1 1 1
FS0 to FS15
1 1 1 1 1
FS0 to FS27
VFD/Port Switching Flag
0 All pins doubling as general-purpose ports and VFD pins are used
as general-purpose ports.
1 Pins designated as digit or segment pins function as VFD pins.
Rev. 3.00, 12/94, page 289 of 334
VFDR—VFD Digit Control Register
Bit
H'BA
VFD Controller/Driver
7
6
5
4
3
2
1
0
FLMO
DM2
DM1
DM0
DR3
DR2
DR1
DR0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Digit Pin Select
0 0 0 0 FD0 to FD15 1 0 0 0 FD0 to FD7
0 0 0 1 FD0 to FD14 1 0 0 1 FD0 to FD6
0 0 1 0 FD0 to FD13 1 0 1 0 FD0 to FD5
0 0 1 1 FD0 to FD12 1 0 1 1 FD0 to FD4
0 1 0 0 FD0 to FD11 1 1 0 0 FD0 to FD3
0 1 0 1 FD0 to FD10 1 1 0 1 FD0 to FD2
0 1 1 0 FD0 to FD9
1 1 1 0 FD0 to FD1
0 1 1 1 FD0 to FD8
1 1 1 1 FD0
Digit Waveform Select
0 0 0
1
1 0
1
1 0 0
1
1 0
1
Tdigit
Tdimmer
VFD Mode Bit
0 T digit = 1536/ φ, T dimmer = 96/ φ
1 T digit = 768/φ, Tdimmer = 48/φ
Rev. 3.00, 12/94, page 290 of 334
DBR—Digit Beginning Register
Bit
H'BB
VFD Controller/Driver
7
6
5
4
3
2
1
0
VFDE
DISP
—
—
DBR3
DBR2
DBR1
DBR0
Initial value
0
0
1
0
0
0
0
0
Read/Write
R/W
R/W
—
R/W
R/W
R/W
R/W
R/W
Digit/Segment Pin Function Select
0 0 0 0 FD0 to FD7
0 0 0 1 FD1 to FD7, FS7
0 0 1 0 FD2 to FD7, FS7 to FS6
0 0 1 1 FD3 to FD7, FS7 to FS5
0 1 0 0 FD4 to FD7, FS7 to FS4
0 1 0 1 FD5 to FD7, FS7 to FS3
0 1 1 0 FD6 to FD7, FS7 to FS2
0 1 1 1
FD7, FS7 to FS1
1 * * *
FS7 to FS0
Note: * Don’t care.
Display Bit
0 All segment pins are in non-illuminating
state (pull-down state).
Digit pins continue operating.
Register and RAM values are unchanged.
1 Display RAM contents are output to
segment pins.
VFD Enable
0 VFD controller/driver is in reset state.
1 VFD controller/driver is in active state.
Rev. 3.00, 12/94, page 291 of 334
AMR—A/D Mode Register
Bit
H'BC
A/D Converter
7
6
5
4
3
2
1
0
AMR7
—
—
—
—
AMR2
AMR1
AMR0
Initial value
0
1
1
1
1
0
0
0
Read/Write
R/W
—
—
—
—
R/W
R/W
R/W
Clock Select
Channel Select
0 Conversion period is 64/ φ
1 Conversion period is 31/ φ
0 0 0 Analog input pin is AN0
1 Analog input pin is AN1
1 0 Analog input pin is AN2
1 Analog input pin is AN3
1 0 0 Analog input pin is AN4
1 Analog input pin is AN5
1 0 Analog input pin is AN6
1 Analog input pin is AN7
ADRR—A/D Result Register
Bit
H'BD
A/D Converter
7
6
5
4
3
2
1
0
ADR7
ADR6
ADR5
ADR4
ADR3
ADR2
ADR1
ADR0
Initial value
*
*
*
*
*
*
*
*
Read/Write
R
R
R
R
R
R
R
R
A/D Conversion Result
Note: * Not fixed
Rev. 3.00, 12/94, page 292 of 334
ADSR—A/D Start Register
Bit
H'BE
A/D Converter
7
6
5
4
3
2
1
0
ADSF
—
—
—
—
—
—
—
Initial value
0
1
1
1
1
1
1
1
Read/Write
R/W
—
—
—
—
—
—
—
A/D Start Flag
0 [Read] A/D conversion stopped or complete
[Write] A/D conversion aborted
1 [Read] A/D conversion in progress
[Write] A/D conversion start instruction
TMA—Timer Mode Register A
Bit
H'C0
Timer A
7
6
5
4
3
2
1
0
—
—
—
—
TMA3
TMA2
TMA1
TMA0
Initial value
1
1
1
1
0
0
0
0
Read/Write
—
—
—
—
R/W
R/W
R/W
R/W
Clock Select
0 0 0 0 Input source PSS, φ /8192
1 Input source PSS, φ /4096
1 0 Input source PSS, φ /2048
1 Input source PSS, φ /512
1 0 0 Input source PSS, φ /256
1 Input source PSS, φ /128
1 0 Input source PSS, φ /32
1 Input source PSS, φ /8
1 0 0 0 Input source PSW, 2 s
1 Input source PSW, 1 s
1 0 Input source PSW, 0.5 s
1 Input source PSW, 125 ms
1 0 0 PSW and TCA reset
1
1 0
1
Rev. 3.00, 12/94, page 293 of 334
TCA—Timer Counter A
Bit
H'C1
Timer A
7
6
5
4
3
2
1
0
TCA7
TCA6
TCA5
TCA4
TCA3
TCA2
TCA1
TCA0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R
R
R
R
R
R
R
R
Count Value
TMB—Timer Mode Register B
Bit
H'C2
Timer B
7
6
5
4
3
2
1
0
TMB7
—
—
—
—
TMB2
TMB1
TMB0
Initial value
0
1
1
1
1
0
0
0
Read/Write
R/W
—
—
—
—
R/W
R/W
R/W
Clock Select
0 0 0 Internal clock, φ /8192
1 Internal clock, φ /2048
1 0 Internal clock, φ /512
1 Internal clock, φ/256
1 0 0 Internal clock, φ /128
1 Internal clock, φ /32
1 0 Internal clock, φ /8
1 External clock, choice of rising or falling edge
Auto Reload Function Select
0 Internal timer
1 Auto-reload timer
Rev. 3.00, 12/94, page 294 of 334
TCB—Timer Counter B
Bit
H'C3
Timer B
7
6
5
4
3
2
1
0
TCB7
TCB6
TCB5
TCB4
TCB3
TCB2
TCB1
TCB0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R
R
R
R
R
R
R
R
Count Value
TLB—Timer Load Register B
Bit
H'C3
Timer B
7
6
5
4
3
2
1
0
TLB7
TLB6
TLB5
TLB4
TLB3
TLB2
TLB1
TLB0
Initial value
0
0
0
0
0
0
0
0
Read/Write
W
W
W
W
W
W
W
W
Load Value Setting
Rev. 3.00, 12/94, page 295 of 334
TMC—Timer Mode Register C
Bit
H'C4
Timer C
7
6
5
4
3
2
1
0
TMC7
TMC6
TMC5
—
—
TMC2
TMC1
TMC0
Initial value
0
0
0
1
1
0
0
0
Read/Write
R/W
R/W
R/W
—
—
R/W
R/W
R/W
Clock Select
0 0 0 Internal clock, φ /8192
1 Internal clock, φ /2048
1 0 Internal clock, φ /512
1 Internal clock, φ /256
1 0 0 Internal clock, φ /128
1 Internal clock, φ /32
1 0 Internal clock, φ /8
1 External clock, choice of rising or falling edge
Count-Up/Down Control
0 0 Up-counter
1 Down-counter
1 * Hardware control via pin P9 7/UD. High is down, low is up.
Note: * Don’t care.
Auto-Reload Function Select
0 Internal timer
1 Auto-reload timer
TCC—Timer Counter C
Bit
H'C5
Timer C
7
6
5
4
3
2
1
0
TCC7
TCC6
TCC5
TCC4
TCC3
TCC2
TCC1
TCC0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R
R
R
R
R
R
R
R
Count Value
Rev. 3.00, 12/94, page 296 of 334
TLC—Timer Load Register C
Bit
H'C5
Timer C
7
6
5
4
3
2
1
0
TLC7
TLC6
TLC5
TLC4
TLC3
TLC2
TLC1
TLC0
Initial value
0
0
0
0
0
0
0
0
Read/Write
W
W
W
W
W
W
W
W
Reload Value Setting
TMD—Timer Mode Register D
Bit
H'C6
Timer D
7
6
5
4
3
2
1
0
CLR
—
—
—
—
—
—
EDG
Initial value
0
1
1
1
1
1
1
0
Read/Write
W
—
—
—
—
—
—
R/W
Edge Select
0 Count up at falling edge of EVENT pin input
1 Count up at rising edge of EVENT pin input
Counter Clear
0 After this bit is set to 1 and TCD is initialized, it is automatically cleared by hardware.
1 TCD is initialized to H'00.
TCD—Timer Counter D
Bit
H'C7
Timer D
7
6
5
4
3
2
1
0
TCD7
TCD6
TCD5
TCD4
TCD3
TCD2
TCD1
TCD0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R
R
R
R
R
R
R
R
Count Value
Rev. 3.00, 12/94, page 297 of 334
TME—Timer Mode Register E
Bit
H'C8
Timer E
7
6
5
4
3
2
1
0
TME7
—
—
—
—
TME2
TME1
TME0
Initial value
0
1
1
1
1
0
0
0
Read/Write
R/W
—
—
—
—
R/W
R/W
R/W
Auto-Reload Function Select
Clock Select
0 Internal timer
0 0 0 Internal clock, φ /8192
1 Internal clock, φ /4096
1 Auto-reload timer
1 0 Internal clock, φ /2048
1 Internal clock, φ /512
1 0 0 Internal clock, φ /256
1 Internal clock, φ /128
1 0 Internal clock, φ /32
1 Internal clock, φ /8
TCE—Timer Counter E
Bit
H'C9
Timer E
7
6
5
4
3
2
1
0
TCE7
TCE6
TCE5
TCE4
TCE3
TCE2
TCE1
TCE0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R
R
R
R
R
R
R
R
Count Value
TLE—Timer Load Register E
Bit
H'C9
Timer E
7
6
5
4
3
2
1
0
TLE7
TLE6
TLE5
TLE4
TLE3
TLE2
TLE1
TLE0
Initial value
0
0
0
0
0
0
0
0
Read/Write
W
W
W
W
W
W
W
W
Reload Value Setting
Rev. 3.00, 12/94, page 298 of 334
PWCR—PWM Control Register
Bit
H'CC
14-bit PWM
7
6
5
4
3
2
1
0
—
—
—
—
—
—
—
PWCR0
Initial value
1
1
1
1
1
1
1
0
Read/Write
—
—
—
—
—
—
—
W
Clock Select
0 The input clock is φ /2. The conversion period is
16384/ φ, with a minimum modulation width of 1/ φ.
1 The input clock is φ /4. The conversion period is
32768/ φ, with a minimum modulation width of 2/ φ.
PWDRU—PWM Data Register U
Bit
7
6
H'CD
5
4
3
14-bit PWM
2
1
0
—
—
Initial value
1
1
0
0
0
0
0
0
Read/Write
—
—
W
W
W
W
W
W
PWDRU5 PWDRU4 PWDRU3 PWDRU2 PWDRU1 PWDRU0
Upper 6 Bits of Data for PWM Waveform Generation
PWDRL—PWM Data Register L
Bit
7
6
H'CE
5
4
3
14-bit PWM
2
1
0
PWDRL7 PWDRL6 PWDRL5 PWDRL4 PWDRL3 PWDRL2 PWDRL1 PWDRL0
Initial value
0
0
0
0
0
0
0
0
Read/Write
W
W
W
W
W
W
W
W
Lower 8 Bits of Data for PWM Waveform Generation
Rev. 3.00, 12/94, page 299 of 334
PDR0—Port Data Register 0
Bit
H'D0
I/O Ports
7
6
5
4
3
2
1
0
PDR0 7
PDR0 6
PDR0 5
PDR0 4
PDR03
PDR0 2
PDR0 1
PDR0 0
Initial value
—
—
—
—
—
—
—
—
Read/Write
R
R
R
R
R
R
R
R
PDR1—Port Data Register 1
Bit
H'D1
I/O Ports
7
6
5
4
3
2
1
0
—
—
PDR1 5
PDR14
PDR13
PDR1 2
PDR11
PDR10
Initial value
—*
—*
Read/Write
—
—
0
0
0
0
0
0
R/W
R/W
R/W
R/W
R/W
R/W
Note: * Pins P16 and P17 are input-only pins; whenever they are read, the pin level is read out.
PDR3—Port Data Register 3
Bit
H'D3
I/O Ports
7
6
5
4
3
2
1
0
—
—
—
—
PDR3 3
PDR3 2
PDR3 1
PDR3 0
Initial value
1
1
1
1
0
0
0
0
Read/Write
—
—
—
—
R/W
R/W
R/W
R/W
PDR4—Port Data Register 4
Bit
H'D4
I/O Ports
7
6
5
4
3
2
1
0
PDR4 7
PDR4 6
PDR4 5
PDR44
PDR4 3
PDR4 2
PDR4 1
PDR4 0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
PDR5—Port Data Register 5
Bit
H'D5
I/O Ports
7
6
5
4
3
2
1
0
PDR5 7
PDR5 6
PDR5 5
PDR54
PDR5 3
PDR5 2
PDR5 1
PDR5 0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Rev. 3.00, 12/94, page 300 of 334
PDR6—Port Data Register 6
Bit
H'D6
I/O Ports
7
6
5
4
3
2
1
0
PDR6 7
PDR6 6
PDR6 5
PDR64
PDR6 3
PDR6 2
PDR6 1
PDR6 0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
PDR7—Port Data Register 7
Bit
H'D7
I/O Ports
7
6
5
4
3
2
1
0
PDR7 7
PDR7 6
PDR7 5
PDR74
PDR7 3
PDR7 2
PDR7 1
PDR7 0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
PDR8—Port Data Register 8
Bit
H'D8
I/O Ports
7
6
5
4
3
2
1
0
PDR8 7
PDR8 6
PDR8 5
PDR84
PDR8 3
PDR8 2
PDR8 1
PDR8 0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
PDR9—Port Data Register 9
Bit
H'D9
I/O Ports
7
6
5
4
3
2
1
0
PDR9 7
PDR9 6
PDR9 5
PDR94
PDR9 3
PDR9 2
PDR9 1
PDR9 0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
PDRA—Port Data Register A
Bit
H'DA
I/O Ports
7
6
5
4
3
2
1
0
—
—
—
—
—
—
PDRA 1
PDRA 0
Initial value
1
1
1
1
1
1
0
0
Read/Write
—
—
—
—
—
—
R/W
R/W
Rev. 3.00, 12/94, page 301 of 334
PCR1—Port Control Register 1
Bit
H'E1
I/O Ports
7
6
5
4
3
2
1
0
—
—
PCR15
PCR14
PCR13
PCR12
PCR11
PCR10
Initial value
1
1
0
0
0
0
0
0
Read/Write
—
—
W
W
W
W
W
W
Port 1 I/O Select
0 Input port
1 Output port
PCR8—Port Control Register 8
Bit
H'E8
I/O Ports
7
6
5
4
3
2
1
0
PCR8 7
PCR8 6
PCR85
PCR84
PCR83
PCR82
PCR81
PCR80
Initial value
0
0
0
0
0
0
0
0
Read/Write
W
W
W
W
W
W
W
W
Port 8 I/O Select
0 Input port
1 Output port
PCR9—Port Control Register 9
Bit
H'E9
I/O Ports
7
6
5
4
3
2
1
0
PCR9 7
PCR9 6
PCR95
PCR94
PCR93
PCR92
PCR91
PCR90
Initial value
0
0
0
0
0
0
0
0
Read/Write
W
W
W
W
W
W
W
W
Port 9 I/O Select
0 Input port
1 Output port
Rev. 3.00, 12/94, page 302 of 334
PCRA—Port Control Register A
Bit
H'EA
I/O Ports
7
6
5
4
3
2
1
0
—
—
—
—
—
—
PCRA 1
PCRA 0
Initial value
1
1
1
1
1
1
0
0
Read/Write
—
—
—
—
—
—
W
W
Port A I/O Select
0 Input port
1 Output port
Rev. 3.00, 12/94, page 303 of 334
PMR1—Port Mode Register 1
Bit
H'EB
I/O Ports
7
6
5
4
3
2
1
0
NOISE
CANCEL
EVENT
IRQC5
IRQC4
IRQC3
IRQC2
IRQC1
IRQC0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
P16/EVENT Pin Function
Switch
P10/IRQ0 Pin Function
Switch
0 P16 pin function
0 P10 pin function
1 EVENT pin function
1 IRQ0 pin function
Noise Cancel
P11/IRQ1 Pin Function
Switch
0 IRQ0 pin noise cancel
function off
0 P11 pin function
1 IRQ1 pin function
1 IRQ0 pin noise cancel
function on
P12/IRQ2 Pin Function Switch
0 P12 pin function
1 IRQ2 pin function
P13/IRQ3 Pin Function Switch
0 P13 pin function
1 IRQ3 pin function
P14/IRQ4 Pin Function Switch
0 P14 pin function
1 IRQ4 pin function
P15/IRQ5 /TMOE Pin Function Switch
0 P15/TMOE pin function*
1 IRQ5 pin function
Note: * On switching between P15 and TMOE pin functions see under PMR4.
Rev. 3.00, 12/94, page 304 of 334
PMR2—Port Mode Register 2
Bit
H'EC
I/O Ports
7
6
5
4
3
2
1
0
UP/
DOWN
SO2
SI2
SCK2
SO1
SI1
SCK1
PWM
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
P96 /SO2 Pin Function
Switch
P9 0/PWM Pin Function
Switch
0 P9 6 pin function
0 P9 0 pin function
1 SO2 pin function
1 PWM pin function
P97 /UD Pin Function Switch
P9 1/SCK1 Pin Function
Switch
0 P97 pin function
0 P91 pin function
1 UD pin function
1 SCK 1 pin function
P92 /SI 1 pin function switch
0 P92 pin function
1 SI1 pin function
P9 3 /SO 1Pin Function Switch
0 P93 pin function
1 SO1 pin function
P9 4/SCK2 Pin Function Switch
0 P94 pin function
1 SCK2 pin function
P9 5/SI 1/CS Pin Function Switch
0 P95 pin function
1 SI 1/CS pin function*
Note: * On switching between SI1 and CS pin functions see under PMR3.
Rev. 3.00, 12/94, page 305 of 334
PMR3—Port Mode Register 3
Bit
7
6
—
SO2
PMOS
Initial value
1
Read/Write
—
H'ED
5
I/O Ports
4
3
2
1
0
CS
—
SO1
PMOS
—
—
—
0
0
1
0
1
1
1
R/W
R/W
—
R/W
—
—
—
SO1 Pin PMOS On/Off
0 SO1 pin PMOS buffer on. CMOS output.
1 SO1 pin PMOS off. NMOS open drain output.
Chip Select Output Select
PMR2 PMR3
SI2
CS P9 5/SI 2/CS pin function switch
0
0
P95 pin function
1
1
0
SI 2 pin function
1
CS pin function
SO2 Pin PMOS On/Off
0 SO2 pin PMOS buffer on. CMOS output.
1 SO2 pin PMOS off. NMOS open drain output.
Rev. 3.00, 12/94, page 306 of 334
PMR4—Port Mode Register 4
Bit
H'EE
I/O Ports
7
6
5
4
3
2
1
0
TEO
TEO ON
FREQ
VRFR
—
—
—
—
Initial value
0
0
0
0
1
1
1
1
Read/Write
R/W
R/W
R/W
R/W
—
—
—
—
Timer E Output Control
PMR1
IRQC5
PMR4
P15 /IRQ 5/TMOE Pin
TEO TEO ON FREQ VRFR Function Switch
Pin Status
0
0
*
*
*
P15 pin function
0
1
0
*
*
TMOE pin function (off) Low-level output
Standard I/O port
0
1
1
0
0
0
1
1
1
0
TMOE pin function (on) Fixed-frequency output: φ /2048
TMOE pin function (on) Fixed-frequency output: φ /1024
0
1
1
*
1
1
*
*
*
*
TMOE pin function (on) Random frequency output:
toggle output with each Timer
E overflow
IRQ5 pin function
External interrupt input
Note: * Don’t care.
PMR0—Port Mode Register 0
Bit
H'EF
I/O Ports
7
6
5
4
3
2
1
0
AN7
AN6
AN5
AN4
AN3
AN2
AN1
AN0
Initial value
0
0
0
0
0
0
0
0
Read/Write
W
W
W
W
W
W
W
W
Analog Input Select
0 General-purpose input port
1 Analog input channel
Rev. 3.00, 12/94, page 307 of 334
SYSCR1—System Control Register 1
Bit
Initial value
Read/Write
H'F0
System Control
7
6
5
4
3
2
1
0
SSBY
STS2
STS1
STS0
LSON
—
—
—
0
0
0
0
0
0
0
0
R/W
R/W
R/W
R/W
R/W
—
—
R/W
*1
Low-Speed on Flag
*2
0 CPU runs on system clock (φ )
1 CPU runs on subclock (φ SUB)
Standby Timer Select
0 0 0 Wait time = 8192 states
0 0 1 Wait time = 16384 states
0 1 0 Wait time = 32768 states
0 1 1 Wait time = 65536 states
1
Wait time = 131072 states
*3 *3
Standby
0 Sleep mode entered after SLEEP instruction is executed.
1 Standby mode entered after SLEEP instruction is executed.
Notes: 1. Write is enabled in active mode only.
2. This relates to the transitions between operation modes, so functioning depends on the
combination of this bit with other control bits and interrupts. For details see 3.3, System
Modes.
3. Don’t care.
SYSCR2—System Control Register 2
Bit
H'F1
System Control
7
6
5
4
3
2
1
0
—
—
—
—
DTON
—
—
—
Initial value
1
1
1
1
0
1
0
0
Read/Write
—
—
—
—
W*
—
R/W
R/W
Direct Transfer on Flag
0 In subactive mode, watch mode is entered when a SLEEP
instruction is executed.
1 In subactive mode, when LSON bit = 0, active mode is
entered via watch mode when a SLEEP instruction is executed.
Note: * Write is enabled in subactive mode only.
Rev. 3.00, 12/94, page 308 of 334
IEGR—IRQ Edge Select Register
Bit
H'F2
System Control
7
6
5
4
3
2
1
0
—
—
—
IEG4
—
—
IEG1
IEG0
Initial value
1
1
1
0
1
1
0
0
Read/Write
—
—
—
R/W
—
—
R/W
R/W
IRQ 4 Input Edge Select
IRQ 0 Input Edge Select
0 Rising edge detected.
0 Rising edge detected.
1 Falling edge detected.
1 Falling edge detected.
IRQ 1 Input Edge Select
0 Rising edge detected.
1 Falling edge detected.
IENR1—Interrupt Enable Register 1
Bit
H'F3
System Control
7
6
5
4
3
2
1
0
—
—
IEN5
IEN4
IEN3
IEN2
IEN1
IEN0
Initial value
1
1
0
0
0
0
0
0
Read/Write
—
—
R/W
R/W
R/W
R/W
R/W
R/W
IRQ 5 Interrupt Enable
0 Interrupts disabled.
1 Interrupts enabled.
IRQ 4 Interrupt Enable
0 Interrupts disabled.
1 Interrupts enabled.
IRQ 0 Interrupt Enable
0 Interrupts disabled.
1 Interrupts enabled.
IRQ 1 Interrupt Enable
0 Interrupts disabled.
1 Interrupts enabled.
IRQ 3 Interrupt Enable
IRQ 2 Interrupt Enable
0 Interrupts disabled.
0 Interrupts disabled.
1 Interrupts enabled.
1 Interrupts enabled.
Rev. 3.00, 12/94, page 309 of 334
IENR2—Interrupt Enable Register 2
Bit
H'F4
System Control
7
6
5
4
3
2
1
0
—
—
IENDT
IENTE
IENTD
IENTC
IENTB
IENTA
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
DTON Interrupt Enable
Timer A Interrupt Enable
0 Interrupts disabled.
0 Interrupts disabled.
1 Interrupts enabled.
1 Interrupts enabled.
Timer E Interrupt Enable
Timer B Interrupt Enable
0 Interrupts disabled.
0 Interrupts disabled.
1 Interrupts enabled.
1 Interrupts enabled.
Timer D Interrupt Enable
Timer C Interrupt Enable
0 Interrupts disabled.
0 Interrupts disabled.
1 Interrupts enabled.
1 Interrupts enabled.
IENR3—Interrupt Enable Register 3
Bit
H'F5
System Control
7
6
5
4
3
2
1
0
IENAD
IENKS
—
—
—
—
IENS2
IENS1
Initial value
0
0
1
1
1
1
0
0
Read/Write
R/W
R/W
—
—
—
—
R/W
R/W
Key Scan Interrupt Enable
0 Interrupts disabled.
SCI1 Interrupt Enable
1 Interrupts enabled.
0 Interrupts disabled.
1 Interrupts enabled.
A/D Conversion Complete Interrupt Enable
0 Interrupts disabled.
SCI2 Interrupt Enable
1 Interrupts enabled.
0 Interrupts disabled.
1 Interrupts enabled.
Rev. 3.00, 12/94, page 310 of 334
IRR1—Interrupt Request Register 1
Bit
H'F6
System Control
7
6
5
4
3
2
1
0
—
—
IRRI5
IRRI4
IRRI3
IRRI2
IRRI1
IRRI0
Initial value
1
1
0
0
0
0
0
0
Read/Write
—
—
R/W*
R/W*
R/W*
R/W*
R/W*
R/W*
IRQ 5 Interrupt Request
0 No interrupt request
1 Interrupt request raised
IRQ 4 Interrupt Request
0 No interrupt request
1 Interrupt request raised
IRQ 0 Interrupt Request
0 No interrupt request
1 Interrupt request raised
IRQ 1 Interrupt Request
0 No interrupt request
1 Interrupt request raised
IRQ 3 Interrupt Request
IRQ 2 Interrupt Request
0 No interrupt request
0 No interrupt request
1 Interrupt request raised
1 Interrupt request raised
Note: * Write is enabled only for clearing flag to 0.
Rev. 3.00, 12/94, page 311 of 334
IRR2—Interrupt Request Register 2
Bit
H'F7
System Control
7
6
5
4
3
2
1
0
—
—
IRRDT
IRRTE
IRRTD
IRRTC
IRRTB
IRRTA
Initial value
0
0
0
0
0
0
0
0
Read/Write
—
—
R/W*
R/W*
R/W*
R/W*
R/W*
R/W*
DTON Interrupt Request
Timer A Interrupt Request
0 No interrupt request
0 No interrupt request
1 Interrupt request raised
1 Interrupt request raised
Timer E Interrupt Request
Timer B Interrupt Request
0 No interrupt request
0 No interrupt request
1 Interrupt request raised
1 Interrupt request raised
Timer D Interrupt Request
Timer C Interrupt Request
0 No interrupt request
0 No interrupt request
1 Interrupt request raised
1 Interrupt request raised
Note: * Write is enabled only for clearing flag to 0.
IRR3—Interrupt Request Register 3
Bit
H'F8
System Control
7
6
5
4
3
2
1
0
IRRAD
IRRKS
—
—
—
—
IRRS2
IRRS1
Initial value
0
0
1
1
1
1
0
0
Read/Write
R/W*
R/W*
—
—
—
—
R/W*
R/W*
Key Scan Interrupt Request
0 No interrupt request
SCI1 Interrupt Request
1 Interrupt request raised
0 No interrupt request
1 Interrupt request raised
A/D Conversion Complete Interrupt Request
0 No interrupt request
SCI2 Interrupt Request
1 Interrupt request raised
0 No interrupt request
1 Interrupt request raised
Note: * Write is enabled only for clearing flag to 0.
Rev. 3.00, 12/94, page 312 of 334
Appendix C I/O Port Block Diagrams
C.1 Port 0 Block Diagram
PMR0
(bit n)
P0n
Internal
data bus
A/D converter
VIN
SEL
PMR0: Port mode register 0
n = 0 to 7
Figure C-1 Port 0 Block Diagram
Rev. 3.00, 12/94, page 313 of 334
C.2 Port 1 Block Diagram
STBY
VCC
VCC
Option
PDR1
(bit n)
P1n
PMR1
(bit n)
PCR1
(bit n)
Internal
data bus
VSS
IRQ
PDR1: Port data register 1
PMR1: Port mode register 1
PCR1: Port control register 1
n = 0 to 4
Figure C-2 (a) Port 1 Block Diagram (pins P10 to P14)
Rev. 3.00, 12/94, page 314 of 334
P1 0 :
P1 1 :
P1 2 :
P1 3 :
P1 4 :
IRQ 0
IRQ 1
IRQ 2
IRQ 3
IRQ 4
STBY
VCC
Timer E
VCC
TMOE
TEO
Option
PDR1
(bit 5)
P15
PMR1
(bit 5)
PCR1
(bit 5)
Internal
data bus
VSS
IRQ5
PDR1: Port data register 1
PMR1: Port mode register 1
PCR1: Port control register 1
TEO: Port mode register 4, bit 7
TMOE: Square wave output
Figure C-2 (b) Port 1 Block Diagram (pin P15)
Rev. 3.00, 12/94, page 315 of 334
STBY
Option
PDR1
(bit 6)
P16
Internal
data bus
Timer D
EVENT
EDG
(edge select)
PMR1: Port mode register 1
Figure C-2 (c) Port 1 Block Diagram (pin P16)
Internal
data bus
Option
P17
VSS
Vdisp
Figure C-2 (d) Port 1 Block Diagram (pin P17)
Rev. 3.00, 12/94, page 316 of 334
C.3 Port 3 Block Diagram
VFD controller/
driver
STBY
Decoder
SR 4 to SR 0
VFLAG
LTCLK
VCC
RAM
SGDL
DATA
PDR3
(bit n)
Internal
data bus
P3 n
Option
Vdisp
PDR3: Port data register 3
n = 0 to 3
SGDL: Segment data latch
LTCLK: Segment data latch clock
SR 4 to SR 0 : VFD segment control register bits 4 to 0
VFLAG: VFD segment control register bit 7
Figure C-3 Port 3 Block Diagram
Rev. 3.00, 12/94, page 317 of 334
C.4 Port 4 Block Diagram
VFD controller/
driver
STBY
Decoder
SR 4 to SR 0
VFLAG
LTCLK
VCC
RAM
SGDL
DATA
PDR4
(bit n)
Internal
data bus
P4 n
Option
Vdisp
PDR4: Port data register 4
n = 0 to 7
SGDL: Segment data latch
LTCLK: Segment data latch clock
SR 4 to SR 0 : VFD segment control register bits 4 to 0
VFLAG: VFD segment control register bit 7
Figure C-4 Port 4 Block Diagram
Rev. 3.00, 12/94, page 318 of 334
C.5 Port 5 Block Diagram
VFD controller/
driver
STBY
Decoder
SR 4 to SR 0
VFLAG
LTCLK
VCC
RAM
SGDL
DATA
PDR5
(bit n)
Internal
data bus
P5 n
Option
Vdisp
PDR5: Port data register 5
n = 0 to 7
SGDL: Segment data latch
LTCLK: Segment data latch clock
SR 4 to SR 0 : VFD segment control register bits 4 to 0
VFLAG: VFD segment control register bit 7
Figure C-5 Port 5 Block Diagram
Rev. 3.00, 12/94, page 319 of 334
C.6 Port 6 Block Diagram
VFD controller/
driver
FD
STBY
DBR 3 to DBR 0
Decoder
VCC
DR 3 to DR 0
SR 4 to SR 0
VFLAG
LTCLK
RAM
SGDL
P6 n
DATA
PDR6
(bit n)
Option
Internal
data bus
Vdisp
PDR6: Port data register 6
n = 0 to 7
SGDL: Segment data latch
LTCLK: Segment data latch clock
FD: Digit output waveform
DBR 3 to DBR 0 : Digit beginning register bits 3 to 0
DR 3 to DR 0 : VFD digit control register bits 3 to 0
SR 4 to SR 0 : VFD segment control register bits 4 to 0
VFLAG: VFD segment control register bit 7
Figure C-6 Port 6 Block Diagram
Rev. 3.00, 12/94, page 320 of 334
C.7 Port 7 Block Diagram
VFD controller/
driver
STBY
FD
Decoder
VCC
PDR7
(bit n)
P7 n
DR 3 to DR 0
VFLAG
Internal
data bus
Option
Vdisp
PDR7: Port data register 7
n = 0 to 7
FD: Digit output waveform
DR 3 to DR 0 : VFD digit control register bits 3 to 0
VFLAG: VFD segment control register bit 7
Figure C-7 Port 7 Block Diagram
Rev. 3.00, 12/94, page 321 of 334
C.8 Port 8 Block Diagram
STBY
VCC
VCC
PDR8
(bit n)
P8n
PCR8
(bit n)
GND
PDR8: Port data register 8
PCR8: Port control register 8
n = 0 to 7
Figure C-8 Port 8 Block Diagram (pins P80 and P81)
Rev. 3.00, 12/94, page 322 of 334
Internal
data bus
C.9 Port 9 Block Diagram
STBY
VCC
VCC
PWM
PWM
Option
PDR9
(bit 0)
P90
PMR2
(bit 0)
PCR9
(bit 0)
Internal
data bus
VSS
PDR9: Port data register 9
PMR2: Port mode register 2
PCR9: Port control register 9
Figure C-9 (a) Port 9 Block Diagram (pin P90)
Rev. 3.00, 12/94, page 323 of 334
STBY
SCI
VCC
EXCK
VCC
Option
PDR9
(bit n)
P9n
PMR2
(bit n)
PCR9
(bit n)
VSS
PDR9: Port data register 9
PMR2: Port mode register 2
PCR9: Port control register 9
n = 1 and 4
Figure C-9 (b) Port 9 Block Diagram (pins P91 and P94)
Rev. 3.00, 12/94, page 324 of 334
SCKO
SCKi
Internal
data bus
STBY
VCC
VCC
Option
PDR9
(bit 2)
P92
PMR2
(bit 2)
PCR9
(bit 2)
Internal
data bus
VSS
SCI
SI
PDR9: Port data register 9
PMR2: Port mode register 2
PCR9: Port control register 9
Figure C-9 (c) Port 9 Block Diagram (pin P92)
Rev. 3.00, 12/94, page 325 of 334
STBY
VCC
PMR3
P93 : bit 3
P96 : bit 6
VCC
SCI
SO
Option
PDR9
(bit n)
P9n
PMR2
(bit n)
PCR9
(bit n)
VSS
PDR9: Port data register 9
PMR2: Port mode register 2
PCR9: Port control register 9
n = 3 and 6
Figure C-9 (d) Port 9 Block Diagram (pins P93 and P96)
Rev. 3.00, 12/94, page 326 of 334
Internal
data bus
STBY
VCC
PMR3
(bit 5)
VCC
Option
PDR9
(bit 5)
P95
PMR2
(bit 5)
PCR9
(bit 5)
SCI
CS
SI
Internal
data bus
VSS
PDR9: Port data register 9
PMR2: Port mode register 2
PCR9: Port control register 9
Figure C-9 (e) Port 9 Block Diagram (pin P95)
Rev. 3.00, 12/94, page 327 of 334
STBY
VCC
VCC
Option
PDR9
(bit 7)
P97
PMR2
(bit 7)
PCR9
(bit 7)
Internal
data bus
VSS
Timer C
UD
PDR9: Port data register 9
PMR2: Port mode register 2
PCR9: Port control register 9
Figure C-9 (f) Port 9 Block Diagram (pin P97)
Rev. 3.00, 12/94, page 328 of 334
C.10 Port A Block Diagram
STBY
VCC
VCC
Option
PDRA
(bit n)
PAn
PCRA
(bit n)
Internal
data bus
VSS
PDRA: Port data register A
PCRA: Port control register A
n = 0 and 1
Figure C-10 Port A Block Diagram
Rev. 3.00, 12/94, page 329 of 334
Appendix D Port States in Each Processing State
Table D-1 Port States
Mode
Port Pins
Reset
Sleep
Standby
Watch
Subactive
Active
P07 to P00
Hi-z
Hi-z
Hi-z
Hi-z
Hi-z
Standard
input port
P17
Hi-z
Hi-z
Hi-z
Hi-z
Hi-z
High-voltage
input port
P16
Hi-z or pull-up
Hi-z or
pull-up
Hi-z
Hi-z
Hi-z
Standard
input port
P15 to P10
Hi-z or pull-up
prev. state
Hi-z
Hi-z
Hi-z
Standard I/O
port
P33 to P30
Hi-z or
pull-down
prev. state
Hi-z or
pull-down
Hi-z or
pull-down
Hi-z or
pull-down
High-voltage
I/O port
P47 to P40
Hi-z or
pull-down
prev. state
Hi-z or
pull-down
Hi-z or
pull-down
Hi-z or
pull-down
High-voltage
I/O port
P57 to P50
Hi-z or
pull-down
prev. state
Hi-z or
pull-down
Hi-z or
pull-down
Hi-z or
pull-down
High-voltage
I/O port
P67 to P60
Hi-z or
pull-down
prev. state
Hi-z or
pull-down
Hi-z or
pull-down
Hi-z or
pull-down
High-voltage
I/O port
P77 to P70
Hi-z or
pull-down
prev. state
Hi-z or
pull-down
Hi-z or
pull-down
Hi-z or
pull-down
High-voltage
I/O port
P87 to P80
Hi-z or pull-up
prev. state
Hi-z
Hi-z
Hi-z
Standard I/O
port
P97 to P90
Hi-z or pull-up
prev. state
Hi-z
Hi-z
Hi-z
Standard I/O
port
PA1, PA0
Hi-z or pull-up
prev. state
Hi-z
Hi-z
Hi-z
Standard I/O
port
Notation:
Hi-z: High-impedance state
Prev. state: Input pins are in high-impedance state. Output pins hold their previous output.
Hi-z or pull-up: Standard ports for which the pull-up MOS mask option is chosen are in pull-up
state; ports without the pull-up MOS option are in high-impedance state.
Hi-z or pull-down: High-voltage ports for which the pull-down resistor mask option is chosen are in
pull-down state; ports without the pull-down resistor option are in highimpedance state.
Rev. 3.00, 12/94, page 330 of 334
Notes: 1. When pull-up MOS is chosen as a mask option with standard ports, the pull-ups are
always on in active mode and sleep mode, regardless of the port control register (PCR)
and port data register (PDR) settings. The pull-ups are off in power-down modes other
than sleep mode.
2. The input gates of pins selected for peripheral function input remain on even in powerdown modes. This means the input levels must be fixed in order to avoid increased
power dissipation.
3. The states indicated above for P17 are when this pin is designated as a high-voltage
input pin by mask option.
Rev. 3.00, 12/94, page 331 of 334
Appendix E List of Mask Options
HD6433723, HD6433724, HD6433725, HD6433726, HD6433753, and HD6433754
Date of order
Company
Address
Name
ROM code name
LSI model no.
(1) I/O Options
Standard pins
P10/IRQ0
P11/IRQ1
P12/IRQ2
P13/IRQ3
P14/IRQ4
P15/IRQ5/TMOE
P16/EVENT
P30/FS24
P31/FS25
P32/FS26
P33/FS27
P40/FS16
P41/FS17
P42/FS18
P43/FS19
P44/FS20
P45/FS21
P46/FS22
P47/FS23
P17/Vdisp
I/O
High-voltage pins
Pin
HD6433723
HD6433725
HD6433753
C: No MOS pull-up
E: With resistor pull-down
I/O option
B C D E
I/O
I/O
I/O
I/O
I/O
I/O
I
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I Fill in (2) below
Pin
P50/FS15
P51/FS14
P52/FS13
P53/FS12
P54/FS11
P55/FS10
P56/FS9
P57/FS8
P60/FD0/FS7
P61/FD1/FS6
P62/FD2/FS5
P63/FD3/FS4
P64/FD4/FS3
P65/FD5/FS2
P66/FD6/FS1
P67/FD7/FS0
P70/FD8
P71/FD9
P72/FD10
P73/FD11
P74/FD12
P75/FD13
P76/FD14
P77/FD15
(2) P17/Vdisp
P17: No MOS pull-down (D)
Vdisp
Note: If E (resistor pull-down) is selected as an option
for one or more high-voltage pins, Vdisp must
be selected for the P17/Vdisp pin.
(3) Package
FP-80A
FP-80B
I/O
High-voltage pins
B: With MOS pull-up
D: No resistor pull-down
, 19
I/O option
B C D E
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
Pin
HD6433724
HD6433726
HD6433754
I/O
P80
P81
P82
P83
P84
P85
P86
P87
P90/PWM
P91/SCK1
P92/SI1
P93/SO1
P94/SCK2
P95/SI2/CS
P96/SO2
P97/UD
PA0
PA1
Standard pins
Please indicate the selected specifications by
marking the appropriate box (with an × or √
mark). The shaded boxes cannot be selected.
I/O option
B C D E
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
(4) Oscillator at OSC 1 and OSC2
Crystal oscillator
Ceramic oscillator
External clock
fOSC =
fOSC =
fOSC =
MHz
MHz
MHz
(5) Oscillator at X 1 and X2
Used
Not used
fx = 32.768 kHz
X1 = VCC
Notes: 1. The wide temperature range specification and I specification are special specifications. There is no
J specification for these products. Please contact your local Hitachi representative for details.
2. ROM data submitted in an EPROM must be written starting from address H'0000, in accord with the
memory map of the particular LSI. For data outside the ROM area on the memory map use H'FF.
Rev. 3.00, 12/94, page 332 of 334
Appendix F Rise Time/Fall Time of High-Voltage Pins
With the mask ROM versions there is a choice of high-voltage pin output waveforms. Either
PMOS open drain (D) or pull-down MOS (E) may be selected. (Only PMOS open drain is
available as the output waveform of high-voltage pins on ZTAT™ versions.)
The rise time tr and fall time tf of high-voltage pin output can be estimated as follows.
It is possible to gauge tr and tf based on the time derived from time constant τ = C.R (time up to
63% of rise or fall).
tr: The time constant is determined by the PMOS “on” resistance and load capacitance. The DC
characteristic for PMOS “on” resistance is approximately 200 Ω (based on the equation
VOH = VCC – 3 V at –IOH = 15 mA, 3/15 × 10–3 = 200). The AC characteristic, however,
includes the non-saturation state when the PMOS is on (it is not a steady-state power source),
resulting in a longer time constant. Assuming a load capacitance of 30 pF at high-voltage
pins, a minimum value of approximately 20 ns is derived.
tf: The time constant is determined by pull-down resistance and load capacitance (including
wiring capacitance, etc.). As a ZTAT version example, assuming an external pull-down
resistance of 5 kΩ and load capacitance of 30 pF, the following is derived.
tf ≥ 5 × 103 × 30 × 10–12 = 150 × 10–9 (150 ns)
Resistance of an optional pull-down resistor built-in the mask ROM version varies from 45
kΩ to 300 kΩ, so all due care must be taken in timing design.
VCC
63%
Pull-down
resistance
H8/3724
Load
capacitance
63%
tr
tf
VSS
Note: If pull-down resistance is made too small in an attempt to speed up the fall time, –IOH will
increase, limiting the output high-level voltage (VOH). Pull-down resistance must be set to
a suitable value taking into consideration both operation speed and the output high level.
Rev. 3.00, 12/94, page 333 of 334
Appendix G External Dimensions
Figures G-1 and G-2 show the external dimensions of the FP-80A and FP-80B packages,
respectively, for H8/3724 and H8/3754 Series.
Unit: mm
17.2 ± 0.3
0.65 mm
Pitch
14.0
41
60
40
0.65
17.2 ± 0.3
61
80
21
1
+0.08
–0.05
1.60
0.17
2.70
0.12 M
3.05 Max
0.30 ± 0.10
+0.20
–0.16
20
0.10
0 – 5˚
0.10
0.80 ± 0.30
Figure G-1 External Dimensions (FP-80A)
Unit: mm
24.8 ± 0.4
0.8 mm Pitch
20.0
41
65
40
80
25
0.20
0.15
0.17 ± 0.05
3.10 Max
24
0.15 M
2.70
1
0.35 ± 0.10
+0.20
–0.16
0.8
14.0
18.8 ± 0.4
64
2.40
0 – 10˚
1.20 ± 0.20
Figure G-2 External Dimensions (FP-80B)
Rev. 3.00, 12/94, page 334 of 334
H8/3724 Series, H8/3754 Series Hardware Manual
Publication Date: 1st Edition, September 1992
3rd Edition, December 1994
Published by:
Semiconductor and IC Div.
Hitachi, Ltd.
Edited by:
Technical Document Center
Hitachi Microcomputer System Ltd.
Copyright © Hitachi, Ltd., 1992. All rights reserved. Printed in Japan.
Sales Strategic Planning Div.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
RENESAS SALES OFFICES
http://www.renesas.com
Refer to "http://www.renesas.com/en/network" for the latest and detailed information.
Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501
Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900
Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071
Renesas Technology Taiwan Co., Ltd.
10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999
Renesas Technology (Shanghai) Co., Ltd.
Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952
Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001
Colophon 2.0
H8/3724 Group, H8/3754 Group
Hardware Manual