SUTEX HV5308DJ 32-channel serial to parallel converter with high voltage push-pull output Datasheet

HV5308
HV5408
32-Channel Serial To Parallel Converter
With High Voltage Push-Pull Outputs
Ordering Information
Package Options
Device
44 J-Lead Quad
Ceramic Chip Carrier
44 J-Lead Quad
Plastic Chip Carrier
44 Lead Quad
Plastic Gullwing
Die
44 J-Lead Quad
Ceramic Chip Carrier
(MIL-STD-883 Processed*)
HV5308
HV5308DJ
HV5308PJ
HV5308PG
HV5308X
RBHV5308DJ
HV5408
HV5408DJ
HV5408PJ
HV5408PG
HV5408X
RBHV5408DJ
* For Hi-Rel process flows, please refer to perfer to page 5-3 in the Databook.
Features
General Description
❏ Processed with HVCMOS® technology
The HV53 and HV54 are low voltage serial to high voltage
parallel converters with push-pull outputs. These devices have
been designed for use as drivers for AC-electroluminescent
displays. They can also be used in any application requiring
multiple output high voltage current sourcing and sinking capabilities such as driving plasma panels, vacuum fluorescent, or
large matrix LCD displays.
❏ Low power level shifting
❏ Source/sink current minimum 20mA
❏ Shift register speed 8MHz
❏ Latched data outputs
❏ CMOS compatible inputs
❏ Forward and reverse shifting options
❏ Diode to VPP allows efficient power recovery
Absolute Maximum Ratings1
Supply voltage, VDD2
-0.5V to +16V
Supply voltage, VPP
-0.5V to +90V
Logic input levels2
-0.5 to VDD + 0.5V
3
Ground current
1.5A
Continuous total power dissipation 4
Plastic
Ceramic
1200mW
1500mW
Operating temperature range
Plastic
Ceramic
-40°C to +85°C
-55°C to 125°C
Storage temperature range
Lead temperature 1.6mm (1/16 inch)
from case for 10 seconds
These devices consist of a 32-bit shift register, 32 latches, and
control logic to enable outputs. Q1 is connected to the first stage
of the shift register through the Output Enable logic. Data is
shifted through the shift register on the low to high transition of
the clock. The HV54 shifts in the counterclockwise direction
when viewed from the top of the package and the HV53 shifts in
the clockwise direction. A data output buffer is provided for
cascading devices. This output reflects the current status of the
last bit of the shift register (32). Operation of the shift register is
not affected by the LE (latch enable) or the OE (output enable)
inputs. Transfer of data from the shift register to the latch occurs
when the LE input is high. The data in the latch is retained when
LE is low.
-65°C to +150°C
260°C
Notes:
1. Device will survive (but operation may not be specified or guaranteed) at
these extremes.
2. All voltages are referenced to GND.
3. Duty cycle is limited by the total power dissipated in the package.
4. For operation above 25°C ambient derate linearly to maximum operating
temperature at 20mW/°C for plastic and at 15mW/°C for ceramic.
12/13/01
Supertex Inc. does not recommend the use of its products in life support applications and will not knowingly sell its products for use in such applications unless it receives an adequate "products liability
indemnification insurance agreement." Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of devices determined to be defective due to
1
workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications
are subject to change without notice. For the latest product specifications, refer to the
Supertex website: http://www.supertex.com. For complete liability information on all Supertex products, refer to the most current databook or to the Legal/Disclaimer page on the Supertex website.
HV5308/HV5408
Electrical Characteristics (VPP = 60V, VDD = 12V, TA =25°C)
DC Characteristics
Symbol
Parameter
Min
Max
Units
Conditions
IPP
VPP Supply Current
0.5
mA
HVoutputs HIGH to LOW
IDDQ
IDD Supply Current (Quiescent)
100
µA
All inputs = VDD or GND
IDD
IDD Supply Current (Operating)
15
mA
VDD = VDD max,
fCLK = 8 MHz
VOH (Data)
Shift Register Output Voltage
VOL (Data)
Shift Register Output Voltage
IIH
10.5
V
IO = 100µA
1
V
IO = 100µA
Current Leakage, any input
1
µA
VIN = VDD
IIL
Current Leakage, any input
-1
µA
VIN = 0
VOC
HV Output Clamp Diode Voltage
-1.5
V
IOL = -100mA
VOH
HV Output when Sourcing
V
IOH = -20mA, -40 to 85°C
VOL
HV Output when Sinking
V
IOL = 20mA, -40 to 85°C
VOH
HV Output when Sourcing
V
IOH = -15mA, -55 to 125°C
VOL
HV Output when Sinking
V
IOL = 15mA, -55 to 125°C
52
8
52
8
AC Characteristics
Symbol
Parameter
Min
Max
Units
8
MHz
fCLK
Clock Frequency
tWL or tWH
Clock width, HIGH or LOW
62
ns
tSU
Setup time before CLK rises
25
ns
tH
Hold time after CLK rises
10
ns
tDLH (Data)
Data Output Delay after L to H CLK
110
ns
CL = 15pF
tDHL (Data)
Data Output Delay after H to L CLK
110
ns
CL = 15pF
tDLE
LE Delay after L to H CLK
50
ns
tWLE
Width of LE Pulse
50
ns
tSLE
LE Setup Time before L to H CLK
50
ns
tON
Delay from LE to HVOUT, L to H
500
ns
tOFF
Delay from LE to HVOUT, H to L
500
ns
Recommended Operating Conditions
(over -40 to 85°C for plastic and -55°C to 125°C for ceramic)
Symbol
Parameter
Min
Max
VDD
Logic Voltage Supply
10.8
13.2
V
VPP
High Voltage Supply
8.0
80
V
VIH
Input HIGH Voltage
VDD-2
VDD
V
VIL
Input LOW Voltage
0
2
V
fCLK
Clock Frequency
0
8
MHz
Note:
Power-up sequence should be the following:
1. Connect ground.
2. Apply VDD.
3. Set all inputs (Data, CLK, LE, etc.) to a known state.
4. Apply VPP.
5. The VPP should not fall below VDD or float during operation.
Power-down sequence should be the reverse of the above.
2
Units
Conditions
HV5308/HV5408
Input and Output Equivalent Circuits
VDD
VDD
VPP
Data Out
Input
HVOUT
GND
GND
GND
Logic Data Output
Logic Inputs
High Voltage Outputs
Switching Waveforms
VIH
Data Input
50%
Data Valid
50%
VIL
tSU
tH
VIH
Clock
50%
50%
50%
tWL
50%
VIL
tWH
VOH
50%
VOL
tDLH
Data Out
VOH
50%
VOL
tDHL
Latch Enable
VIH
50%
50%
VOL
tDLE
tWLE
tSLE
90%
10%
Q
w/ S/R LOW
VOH
VOL
tOFF
Q
w/ S/R HIGH
10%
tON
3
90%
VOH
VOL
HV5308/HV5408
Functional Block Diagram
VPP
Output Enable
Latch Enable
Data Input
HVOUT1
Clock
32 Bit
Shift
Register
32
Latches
HVOUT2
•
•
•
32 Outputs Total
•
•
•
HVOUT31
Data Out
HVOUT32
Function Tables
Data Input
CLK*
H
H
L
L
X
*
Data Output
No
No Change
= LOW-to-HIGH level transition
Data Input
LE
OE
HV Output
X
X
L
All HVOUT = LOW
X
L
H
Previous Latched Data
H
H
H
H
L
H
H
L
4
HV5308/HV5408
Pin Configuration
Package Outline
HV53
44 Pin J-Lead Package
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
Function
HVOUT 17
HVOUT 16
HVOUT 15
HVOUT 14
HVOUT 13
HVOUT 12
HVOUT 11
HVOUT 10
HVOUT 9
HVOUT 8
HVOUT 7
HVOUT 6
HVOUT 5
HVOUT 4
HVOUT 3
HVOUT 2
HVOUT 1
Data Out
N/C
N/C
N/C
Clock
39 38 37 36 35 34 33 32 31 30 29
Pin
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
Function
GND
VPP
VDD
Latch Enable
Data In
Output Enable
N/C
HVOUT 32
HVOUT 31
HVOUT 30
HVOUT 29
HVOUT 28
HVOUT 27
HVOUT 26
HVOUT 25
HVOUT 24
HVOUT 23
HVOUT 22
HVOUT 21
HVOUT 20
HVOUT 19
HVOUT 18
Function
HVOUT16
HVOUT17
HVOUT18
HVOUT19
HVOUT20
HVOUT21
HVOUT22
HVOUT23
HVOUT24
HVOUT25
HVOUT26
HVOUT27
HVOUT28
HVOUT29
HVOUT30
HVOUT31
HVOUT32
Data Out
N/C
N/C
N/C
Clock
Pin
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
Function
GND
VPP
VDD
Latch Enable
Data In
Output Enable
N/C
HVOUT1
HVOUT2
HVOUT3
HVOUT4
HVOUT5
HVOUT6
HVOUT7
HVOUT8
HVOUT9
HVOUT10
HVOUT11
HVOUT12
HVOUT13
HVOUT14
HVOUT15
28
41
27
42
26
43
25
44
24
1
23
2
22
3
21
4
20
5
19
6
18
7
8
9 10 11 12 13 14 15 16 17
top view
44-pin J-Lead Package
HV54
44 Pin J-Lead Package
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
40
5
HV5308/HV5408
Pin Configuration
Package Outline
HV53
44 Pin Quad Plastic Gullwing Package
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
Function
HVOUT 22
HVOUT 21
HVOUT 20
HVOUT 19
HVOUT 18
HVOUT 17
HVOUT 16
HVOUT 15
HVOUT 14
HVOUT 13
HVOUT 12
HVOUT 11
HVOUT 10
HVOUT 9
HVOUT 8
HVOUT 7
HVOUT 6
HVOUT 5
HVOUT 4
HVOUT 3
HVOUT 2
HVOUT 1
Pin
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
Function
Data Out
N/C
N/C
N/C
Clock
GND
VPP
VDD
Latch Enable
Data In
Output Enable
N/C
HVOUT 32
HVOUT 31
HVOUT 30
HVOUT 29
HVOUT 28
HVOUT 27
HVOUT 26
HVOUT 25
HVOUT 24
HVOUT 23
44 43 42 41 40 39 38 37 36 35 34
1
33
2
32
3
31
4
30
5
29
6
28
7
27
8
26
9
25
10
24
11
23
12 13 14 15 16 17 18 19 20 21 22
top view
44-pin Quad Plastic Gullwing Package
HV54
44 Pin Quad Plastic Gullwing Package
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
Function
HVOUT11
HVOUT12
HVOUT13
HVOUT14
HVOUT15
HVOUT16
HVOUT17
HVOUT18
HVOUT19
HVOUT20
HVOUT21
HVOUT22
HVOUT23
HVOUT24
HVOUT25
HVOUT26
HVOUT27
HVOUT28
HVOUT29
HVOUT30
HVOUT31
HVOUT32
Pin
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
Function
Data Out
N/C
N/C
N/C
Clock
GND
VPP
VDD
Latch Enable
Data In
Output Enable
N/C
HVOUT1
HVOUT2
HVOUT3
HVOUT4
HVOUT5
HVOUT6
HVOUT7
HVOUT8
HVOUT9
HVOUT10
12/13/010
©2001 Supertex Inc. All rights reserved. Unauthorized use or reproduction prohibited.
6
1235 Bordeaux Drive, Sunnyvale, CA 94089
TEL: (408) 744-0100 • FAX: (408) 222-4895
www.supertex.com
Similar pages