TSM104/A QUAD OPERATIONAL AMPLIFIER AND PROGRAMMABLE VOLTAGE REFERENCE . .. . . OPERATIONAL AMPLIFIERS . .. . LOW SUPPLY CURRENT : 375µA/op. (@ VCC = 5V) LOW INPUT BIAS CURRENT : 20nA MEDIUM SPEED : 0.9MHz LOW INPUT OFFSET VOLTAGE : 0.5mV typ for TSM104A WIDE POWER SUPPLY RANGE : ±1.5V to ±15V N DIP16 (Plastic Package) VOLTAGE REFERENCE ADJUSTABLE OUTPUT VOLTAGE : Vref to 36V 0.4% AND 1% VOLTAGE PRECISION SINK CURRENT CAPABILITY : 1 to 100mA TYPICAL OUTPUT IMPEDANCE : 0.2Ω D SO16 (Plastic Micropac DESCRIPTION The TSM104 is a monolithic IC that includes four op-amps and an adjustable shunt voltage reference. This device is offering space and cost saving in many applications like power supply management or data acquisition systems. ORDER CODES Part number Temperature Range -40oC, +105oC TSM104I/AI Package N D • • PIN CONNECTIONS Output 1 1 16 Output 4 2 15 Inverting Input 3 14 Non-inve rting Input 4 4 13 V 5 12 Non-inve rting Input 3 6 11 Inverting Input 3 Output 2 7 10 Output 3 Adjust 8 9 Cathode Inverting Input 1 Non-inve rting Input 1 V CC + Non-inve rting Input 2 Inverting Input 2 February1999 CC - 1/9 TSM104/A ABSOLUTE MAXIMUM RATINGS Symbol VCC Vid Vi Toper Tj R thja Parameter Supply Voltage Differential Input Voltage Input Voltage Operating Free-air Temperature Range Maximum Junction Temperature Thermal Resistance Juction to Ambient (SO package) Value 36 36 -0.3 to 36 -55 to +125 150 150 Unit V V V o C o C o C/W ELECTRICAL CHARACTERISTICS VCC+ = 5V, VCC- = 0V, Tamb = 25oC (unless otherwise specified) Symbol ICC 2/9 Parameter Total Supply Current, excluding current in the Voltage Reference + VCC = 5V, no load Tmin. < Tamb < Tmax + VCC = 30V, no load Tmin. < Tamb < Tmax Min Typ Max 1.4 2.4 4 Unit mA TSM104/A OPERATIONAL AMPLIFIERS VCC+ = 5V, VCC- = Ground, VO = 1.4V, Tamb = 25oC (unless otherwise specified) Symbol Vio DVio Iio Iib Avd SVR Vicm CMR Isource IO Isink VOH VOL SR GBP THD en cs Cs Note 1 : Parameter Input Offset Voltage o TSM104, Tamb = 25 C Tmin. ≤ Tamb ≤ Tmax. TSM104A, Tamb = 25oC Tmin. ≤ Tamb ≤ Tmax. Input Offset Voltage Drift Input Offset Current Tmin. ≤ Tamb ≤ Tmax. Input Bias Current Tmin. ≤ Tamb ≤ Tmax. Large Signal Voltage Gain VCC = 15V, R L = 2k VO = 1.4V to 11.4V Tmin. ≤ Tamb ≤ Tmax. Supply Voltage Rejection Ratio VCC = 5V to 30V Input Voltage Mode Voltage Range VCC = +30V - see note 1 Tmin. ≤ Tamb ≤ Tmax. Common Mode Rejection Ratio Tmin. ≤ Tamb ≤ Tmax. Output Current Source Vo = 2V, V CC = +15V, Vid = +1V Short Circuit to Ground VCC = +15V Output Current Sink Vid = -1V, VCC = +15V, Vo = +2V High Level Output Voltage R L = 10k, VCC+ = 30V o Tamb = 25 C Tmin. ≤ Tamb ≤ Tmax. Low Level Output Voltage R L = 10k Tmin. ≤ Tamb ≤ Tmax. Slew Rate at Unity Gain Vi = 0.5 to 3V, VCC = 15V R L = 2k, CL = 100pF, unity gain Gain Bandwidth Product VCC = 30V, R L = 2k, CL = 100pF f = 100kHz, Vin = 10mV Total Harmonic Distortion f = 1kHz AV = 20dB, RL = 2k, VCC = 30V C L = 100pF, VO = 2Vpp Equivalent Input Noise Voltage f = 1kHz, VCC = 30V, RS = 100Ω Channel Separation 1kHz < f < 20kHz Channel Separation 1kHz<f<20kHz Min. Typ. Max. 1 5 6 3 4 0.5 7 2 20 Unit mV o 30 50 150 200 µV/ C nA nA V/mV 50 25 100 65 100 dB 0 0 70 60 VCC+ -1.5 VCC+ -2 85 V dB mA 20 40 mA 40 10 20 27 27 28 60 mA V mV 5 20 20 V/µs 0.1 0.3 0.5 0.9 MHz % 0.02 50 120 nV √ Hz dB dB 120 The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is VCC+ -1.5V But either of both inputs can go to +36V without damage. 3/9 TSM104/A VOLTAGE REFERENCE Symbol IK Parameter Symbol Vref ∆Vref ∆Vref ∆VKA Iref Value 1 to 100 Cathode Current Parameter Reference Input Voltage o TSM104, Tamb = 25 C Tmin. ≤ Tamb ≤ Tmax. TSM104A, Tamb = 25oC Tmin. ≤ Tamb ≤ Tmax. Min. Typ. Max. 2.475 2.45 2.49 2.48 2.5 2.525 2.55 2.51 2.52 Unit V 2.5 mV Reference Input Voltage Deviation Over Temperature Range VKA = Vref, IK = 10mA Tmin. ≤ Tamb ≤ Tmax. 7 Ratio of Change in Reference Input Voltage to Change in Cathode to Anode Voltage IK = 10mA, ∆Vka = 36V to 3V Reference Input Current IK = 10mA Tmin. ≤ Tamb ≤ Tmax. o 30 mV/V -2 -1.1 1.5 2.5 3 µA µA ∆Iref Reference Input Current Deviation over T Range 0.8 1.2 Imin Minimum Cathode Current for Regulation VKA = Vref 0.5 1 Off-State Cathode Current 180 500 nA Dynamic Impedance - (note 1) VKA = Vref, ∆IK = 1 to 100mA, f < 1kHz 0.2 0.5 Ω Ioff |ZKA| Note 1 : the dynamic impedance is defined as |ZKA| = ∆VKA/∆IK 4/9 Unit mA mA TSM104/A OPERATIONAL AMPLIFIERS Unit Frequency = F(I) Vcc=+/-15V, RL=2k, CL=100pF 1000 Unit Freq Thousands 800 600 400 200 0 -0,015 -0,01 -0,005 0 source <= 0,005 I (A) 0,01 0,015 0,01 0,015 => sink GBP = F(I) Vcc=+/-15V, RL=2k, CL=100pF 800 400 200 0 -0,015 -0,01 -0,005 0 source <= 0,005 I (A) => sink Phase and Gain Margin = F(I) Vcc=+/- 15V, RL=2k, CL=100pF 2 60 -2 40 -4 -6 30 -8 20 -10 10 0 -0,015 Gain Margin (dB) 0 50 Phase Margin (deg) GBP Thousands 600 -12 -0,01 -0,005 source <= 0 I (A) 0,005 0,01 -14 0,015 => sink 5/9 TSM104/A Total Harmonic Distorsion THD = F(freq) 0,014 THD(%) 0,012 0,01 0,008 0,006 0,004 10 100 1000 10000 100000 10 100 Frequency (Hz) Noise = F(frequency) Noise(nV/SQR(Hz)) 80 60 40 20 0 0,01 0,1 1 Frequency (Hz) Vio Distribution Vcc+=5V, Vcc-=0V Distribution (%) 80 60 40 20 0 -3 -2,5 -2 -1,5 -1 -0,5 0 Vio (mV) 6/9 0,5 1 1,5 2 2,5 3 TSM104/A VOLTAGE REFERENCE Vref = F(Ik) 3 2 1,5 1 0,5 0,0001 0,001 0,01 0,1 Cathode Curr ent Ik (Amps) Vref Stability = f(I,C) 0,06 Stable Current (Amps) Vref (V) 2,5 0,04 Unstable 0,02 0 1,000000E-10 1,000000E-09 1,000000E-08 1,000000E-07 1,000000E-06 0,00001 Capacitor(F) 7/9 TSM104/A PACKAGE MECHANICAL DATA 16 PINS - PLASTIC PACKAGE Dim. a1 B b b1 D E e e3 F i L Z 8/9 Min. 0.51 0.77 Millimeters Typ. Max. 1.65 0.5 0.25 Min. 0.020 0.030 Inches Typ. Max. 0.065 0.020 0.010 20 8.5 2.54 17.78 0.787 0.335 0.100 0.700 7.1 5.1 3.3 0.280 0.201 0.130 1.27 0.050 TSM104/A PACKAGE MECHANICAL DATA 16 PINS - PLASTIC MICROPACKAGE (SO) Dim. A a1 a2 b b1 C c1 D E e e3 F G L M S Min. Millimeters Typ. 0.1 0.35 0.19 Max. 1.75 0.2 1.6 0.46 0.25 Min. Inches Typ. 0.004 0.014 0.007 0.5 Max. 0.069 0.008 0.063 0.018 0.010 0.020 o 45 (typ.) 9.8 5.8 10 6.2 0.386 0.228 1.27 8.89 3.8 4.6 0.5 0.394 0.244 0.050 0.350 4.0 5.3 1.27 0.62 0.150 0.181 0.020 0.157 0.209 0.050 0.024 8o (max.) Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this pub lication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a trademark of STMicroelectronics 1999 STMicroelectronics – Printed in Italy – All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A. http://www.st.com 9/9