INTERSIL X5163S8

X5163, X5165
®
Data Sheet
May 16, 2005
FN8128.1
CPU Supervisor with 16Kbit SPI EEPROM
Features
Description
• Selectable watchdog timer
These devices combine four popular functions, Power-on
Reset Control, Watchdog Timer, Supply Voltage Supervision,
and Block Lock Protect Serial EEPROM Memory in one
package. This combination lowers system cost, reduces
board space requirements, and increases reliability.
• Low VCC detection and reset assertion
- Five standard reset threshold voltages
- Re-program low VCC reset threshold voltage using
special programming sequence
- Reset signal valid to VCC = 1V
Applying power to the device activates the power-on reset
circuit which holds RESET/RESET active for a period of
time. This allows the power supply and oscillator to stabilize
before the processor can execute code.
• Determine watchdog or low voltage reset with a volatile
flag bit
The Watchdog Timer provides an independent protection
mechanism for microcontrollers. When the microcontroller
fails to restart a timer within a selectable time out interval, the
device activates the RESET/RESET signal. The user selects
the interval from three preset values. Once selected, the
interval does not change, even after cycling the power.
The device’s low VCC detection circuitry protects the user’s
system from low voltage conditions, resetting the system when
VCC falls below the minimum VCC trip point. RESET/RESET is
asserted until VCC returns to proper operating level and
stabilizes. Five industry standard VTRIP thresholds are
available, however, Intersil’s unique circuits allow the
threshold to be reprogrammed to meet custom requirements
or to fine-tune the threshold for applications requiring higher
precision.
• Long battery life with low power consumption
- <50µA max standby current, watchdog on
- <1µA max standby current, watchdog off
- <400µA max active current during read
• 16Kbits of EEPROM
• Built-in inadvertent write protection
- Power-up/power-down protection circuitry
- Protect 0, 1/4, 1/2 or all of EEPROM array with Block
Lock™ protection
- In circuit programmable ROM mode
• 2MHz SPI interface modes (0,0 & 1,1)
• Minimize EEPROM programming time
- 32-byte page write mode
- Self-timed write cycle
- 5ms write cycle time (typical)
• 2.7V to 5.5V and 4.5V to 5.5V power supply operation
• Available packages
- 14-lead TSSOP, 8-lead SOIC
Pinouts
14-LEAD TSSOP
X5163, X5165
8-LEAD SOIC/PDIP
X5163, X5165
CS/WDI
1
SO
2
WP
3
VSS
4
8
X5163, X5165
1
VCC
7
RESET/RESET
6
SCK
5
SI
CS/WDI
1
14
VCC
SO
2
13
RESET/RESET
NC
3
12
NC
NC
4
11
NC
NC
5
10
NC
WP
6
9
SCK
VSS
7
8
SI
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-352-6832 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright Intersil Americas Inc. 2005. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.
X5163, X5165
Block Diagram
Watchdog Transition
Detector
WP
Watchdog
Timer Reset
Protect Logic
RESET/RESET
Data
Register
SO
Status
Register
Command
Decode &
Control
Logic
SCK
CS/WDI
4K Bits
4K Bits
VCC Threshold
Reset Logic
8K Bits
VCC
+
VTRIP
-
EEPROM Array
SI
Reset &
Watchdog
Timebase
X5163 = RESET
X5165 = RESET
Power-on and
Low Voltage
Reset
Generation
Pin Description
PIN
(SOIC/PDIP)
PIN TSSOP
NAME
FUNCTION
1
1
CS/WDI
Chip Select Input. CS HIGH, deselects the device and the SO output pin is at a high impedance
state. Unless a nonvolatile write cycle is underway, the device will be in the standby power mode.
CS LOW enables the device, placing it in the active power mode. Prior to the start of any
operation after power-up, a HIGH to LOW transition on CS is required
Watchdog Input. A HIGH to LOW transition on the WDI pin restarts the Watchdog timer. The
absence of a HIGH to LOW transition within the watchdog time out period results in
RESET/RESET going active.
2
2
SO
Serial Output. SO is a push/pull serial data output pin. A read cycle shifts data out on this pin. The
falling edge of the serial clock (SCK) clocks the data out.
3
6
WP
Write Protect. The WP pin works in conjunction with a nonvolatile WPEN bit to “lock” the setting
of the Watchdog Timer control and the memory write protect bits.
4
7
VSS
Ground
5
8
SI
Serial Input. SI is a serial data input pin. Input all opcodes, byte addresses, and memory data on this
pin. The rising edge of the serial clock (SCK) latches the input data. Send all opcodes (Table 1),
addresses and data MSB first.
6
9
SCK
Serial Clock. The Serial Clock controls the serial bus timing for data input and output. The rising edge
of SCK latches in the opcode, address, or data bits present on the SI pin. The falling edge of SCK
changes the data output on the SO pin.
7
13
RESET/
RESET
Reset Output. RESET/RESET is an active LOW/HIGH, open drain output which goes active
whenever VCC falls below the minimum VCC sense level. It will remain active until VCC rises above
the minimum VCC sense level for 200ms. RESET/
RESET goes active if the Watchdog Timer is enabled and CS remains either HIGH or LOW longer
than the selectable Watchdog time out period. A falling edge of CS will reset the Watchdog Timer.
RESET/RESET goes active on power-up at 1V and remains active for 200ms after the power
supply stabilizes.
8
14
VCC
Supply Voltage
3-5,10-12
NC
No internal connections
2
FN8128.1
May 16, 2005
X5163, X5165
Principles Of Operation
Power-on Reset
Application of power to the X516, /X5165 activates a Poweron Reset Circuit. This circuit goes active at 1V and pulls the
RESET/RESET pin active. This signal prevents the system
microprocessor from starting to operate with insufficient
voltage or prior to stabilization of the oscillator. When VCC
exceeds the device VTRIP value for 200ms (nominal) the
circuit releases RESET/RESET, allowing the processor to
begin executing code.
Low Voltage Monitoring
To set the new VTRIP voltage, apply the desired VTRIP
threshold to the VCC pin and tie the CS/WDI pin and the WP
pin HIGH. RESET and SO pins are left unconnected. Then
apply the programming voltage VP to both SCK and SI and
pulse CS/WDI LOW then HIGH. Remove VP and the
sequence is complete.
CS
VP
SCK
During operation, the X5163, X5165 monitors the VCC level
and asserts RESET/RESET if supply voltage falls below a
preset minimum VTRIP. The RESET/RESET signal prevents
the microprocessor from operating in a power fail or
brownout condition. The RESET/RESET signal remains
active until the voltage drops below 1V. It also remains active
until VCC returns and exceeds VTRIP for 200ms.
Watchdog Timer
The Watchdog Timer circuit monitors the microprocessor
activity by monitoring the WDI input. The microprocessor
must toggle the CS/WDI pin periodically to prevent a
RESET/RESET signal. The CS/WDI pin must be toggled
from HIGH to LOW prior to the expiration of the watchdog
time out period. The state of two nonvolatile control bits in
the Status Register determine the watchdog timer period.
The microprocessor can change these watchdog bits, or
they may be “locked” by tying the WP pin LOW and setting
the WPEN bit HIGH.
VP
SI
FIGURE 1. SET VTRIP VOLTAGE
Resetting the VTRIP Voltage
This procedure sets the VTRIP to a “native” voltage level. For
example, if the current VTRIP is 4.4V and the VTRIP is reset,
the new VTRIP is something less than 1.7V. This procedure
must be used to set the voltage to a lower value.
To reset the VTRIP voltage, apply a voltage between 2.7 and
5.5V to the VCC pin. Tie the CS/WDI pin, the WP pin, AND
THE SCK pin HIGH. RESET and SO pins are left
unconnected. Then apply the programming voltage VP to the
SI pin ONLY and pulse CS/WDI LOW then HIGH. Remove VP
and the sequence is complete.
VCC Threshold Reset Procedure
The X5163, X5165 has a standard VCC threshold (VTRIP)
voltage. This value will not change over normal operating
and storage conditions. However, in applications where the
standard VTRIP is not exactly right, or for higher precision in
the VTRIP value, the X5163, X5165 threshold may be
adjusted.
CS
SCK
VCC
VP
SI
Setting the VTRIP Voltage
This procedure sets the VTRIP to a higher voltage value. For
example, if the current VTRIP is 4.4V and the new VTRIP is
4.6V, this procedure directly makes the change. If the new
setting is lower than the current setting, then it is necessary
to reset the trip point before setting the new value.
3
FIGURE 2. RESET VTRIP VOLTAGE
FN8128.1
May 16, 2005
X5163, X5165
VTRIP PROGRAMMING
EXECUTE
RESET VTRIP
SEQUENCE
SET VCC = VCC APPLIED =
DESIRED VTRIP
EXECUTE
SET VTRIP
SEQUENCE
NEW VCC APPLIED =
OLD VCC APPLIED + ERROR
NEW VCC APPLIED =
OLD VCC APPLIED - ERROR
EXECUTE
RESET VTRIP
SEQUENCE
APPLY 5V TO VCC
DECREMENT VCC
(VCC = VCC - 50MV)
NO
RESET PIN
GOES ACTIVE?
YES
ERROR > -EMAX
MEASURED VTRIP –
DESIRED VTRIP
ERROR > EMAX
ERROR < EMAX
DONE
EMAX = MAXIMUM DESIRED ERROR
FIGURE 3. VTRIP PROGRAMMING SEQUENCE FLOW CHART
VP
X5163, X5165
4.7K
NC
VTRIP
+
ADJ.
NC
1
8
2
7
3
6
4
5
4.7K
RESET
NC
PROGRAM
10K
10K
RESET VTRIP
TEST VTRIP
SET VTRIP
FIGURE 4. SAMPLE VTRIP RESET CIRCUIT
4
FN8128.1
May 16, 2005
X5163, X5165
SPI Serial Memory
Write Enable Latch
The memory portion of the device is a CMOS Serial EEPROM
array with Intersil’s block lock protection. The array is
internally organized as x 8. The device features a Serial
Peripheral Interface (SPI) and software protocol allowing
operation on a simple four-wire bus.
The device contains a Write Enable Latch. This latch must
be SET before a Write Operation is initiated. The WREN
instruction will set the latch and the WRDI instruction will
reset the latch (Figure 7). This latch is automatically reset
upon a power-up condition and after the completion of a
valid Write Cycle.
The device utilizes Intersil’s proprietary Direct Write™ cell,
providing a minimum endurance of 100,000 cycles and a
minimum data retention of 100 years.
Status Register
The RDSR instruction provides access to the Status
Register. The Status Register may be read at any time, even
during a Write Cycle. The Status Register is formatted as
follows:
The device is designed to interface directly with the
synchronous Serial Peripheral Interface (SPI) of many
popular microcontroller families. It contains an 8-bit
instruction register that is accessed via the SI input, with
data being clocked in on the rising edge of SCK. CS must be
LOW during the entire operation.
All instructions (Table 1), addresses and data are transferred
MSB first. Data input on the SI line is latched on the first
rising edge of SCK after CS goes LOW. Data is output on the
SO line by the falling edge of SCK. SCK is static, allowing
the user to stop the clock and then start it again to resume
operations where left off.
7
6
5
4
3
2
1
0
WPEN
FLB
WD1
WD0
BL1
BL0
WEL
WIP
The Write-In-Progress (WIP) bit is a volatile, read only bit
and indicates whether the device is busy with an internal
nonvolatile write operation. The WIP bit is read using the
RDSR instruction. When set to a “1”, a nonvolatile write
operation is in progress. When set to a “0”, no write is in
progress.
TABLE 1. INSTRUCTION SET
INSTRUCTION NAME
INSTRUCTION FORMAT*
OPERATION
WREN
0000 0110
Set the Write Enable Latch (Enable Write Operations)
SFLB
0000 0000
Set Flag Bit
WRDI/RFLB
0000 0100
Reset the Write Enable Latch/Reset Flag Bit
RSDR
0000 0101
Read Status Register
WRSR
0000 0001
Write Status Register(Watchdog,BlockLock,WPEN & Flag Bits)
READ
0000 0011
Read Data from Memory Array Beginning at Selected Address
WRITE
0000 0010
Write Data to Memory Array Beginning at Selected Address
NOTE: *Instructions are shown MSB in leftmost position. Instructions are transferred MSB first.
TABLE 2. BLOCK PROTECT MATRIX
WREN CMD
STATUS REGISTER
DEVICE PIN
BLOCK
BLOCK
STATUS REGISTER
WEL
WPEN
WP#
PROTECTED BLOCK
UNPROTECTED BLOCK
WPEN, BL0, BL1, WD0,
WD1
0
X
X
Protected
Protected
Protected
1
1
0
Protected
Writable
Protected
1
0
X
Protected
Writable
Writable
1
X
1
Protected
Writable
Writable
5
FN8128.1
May 16, 2005
X5163, X5165
The Write Enable Latch (WEL) bit indicates the Status of
the Write Enable Latch. When WEL = 1, the latch is set
HIGH and when WEL = 0 the latch is reset LOW. The WEL
bit is a volatile, read only bit. It can be set by the WREN
instruction and can be reset by the WRDS instruction.
STATUS REGISTER BITS
The block lock bits, BL0 and BL1, set the level of block lock
protection. These nonvolatile bits are programmed using the
WRSR instruction and allow the user to protect one quarter,
one half, all or none of the EEPROM array. Any portion of
the array that is block lock protected can be read but not
written. It will remain protected until the BL bits are altered to
disable block lock protection of that portion of memory.
STATUS
REGISTER BITS
WD1
WD0
WATCHDOG TIME OUT
(TYPICAL)
1
0
200 milliseconds
1
1
disabled
The FLAG bit shows the status of a volatile latch that can be
set and reset by the system using the SFLB and RFLB
instructions. The Flag bit is automatically reset upon powerup. This flag can be used by the system to determine
whether a reset occurs as a result of a watchdog time out or
power failure.
The nonvolatile WPEN bit is programmed using the WRSR
instruction. This bit works in conjunction with the WP pin to
provide an In-Circuit Programmable ROM function (Table
2). WP is LOW and WPEN bit programmed HIGH disables
all Status Register Write Operations.
ARRAY ADDRESSES PROTECTED
BL1
BL0
X516X
0
0
None
0
1
$0600-$07FF
1
0
$0400-$07FF
In Circuit Programmable ROM Mode
1
1
$0000-$07FF
This mechanism protects the block lock and Watchdog bits
from inadvertent corruption.
In the locked state (Programmable ROM Mode) the WP pin
is LOW and the nonvolatile bit WPEN is “1”. This mode
disables nonvolatile writes to the device’s Status Register.
The Watchdog Timer bits, WD0 and WD1, select the
Watchdog Time Out Period. These nonvolatile bits are
programmed with the WRSR instruction.
STATUS REGISTER BITS
WD1
WD0
WATCHDOG TIME OUT
(TYPICAL)
0
0
1.4 seconds
0
1
600 milliseconds
Setting the WP pin LOW while WPEN is a “1” while an
internal write cycle to the Status Register is in progress will
not stop this write operation, but the operation disables
subsequent write attempts to the Status Register.
CS
0
1
2
3
4
5
6
7
8
9
15
14
10
20
21
22
23
1
0
24
25
26
7
6
5
27
28
29
30
SCK
INSTRUCTION
SI
16 BIT ADDRESS
13
3
2
DATA OUT
HIGH IMPEDANCE
SO
4
3
2
1
0
MSB
FIGURE 5. READ EEPROM ARRAY SEQUENCE
6
FN8128.1
May 16, 2005
X5163, X5165
When WP is HIGH, all functions, including nonvolatile
writes to the Status Register operate normally. Setting the
WPEN bit in the Status Register to “0” blocks the WP pin
function, allowing writes to the Status Register when WP is
HIGH or LOW. Setting the WPEN bit to “1” while the WP pin
is LOW activates the Programmable ROM mode, thus
requiring a change in the WP pin prior to subsequent Status
Register changes. This allows manufacturing to install the
device in a system with WP pin grounded and still be able
to program the Status Register. Manufacturing can then
load Configuration data, manufacturing time and other
parameters into the EEPROM, then set the portion of
memory to be protected by setting the block lock bits, and
finally set the “OTP mode” by setting the WPEN bit. Data
changes now require a hardware change.
Read Sequence
When reading from the EEPROM memory array, CS is first
pulled low to select the device. The 8-bit READ instruction is
transmitted to the device, followed by the 16-bit address. After
the READ opcode and address are sent, the data stored in the
memory at the selected address is shifted out on the SO line.
The data stored in memory at the next address can be read
sequentially by continuing to provide clock pulses. The address
is automatically incremented to the next higher address after
each byte of data is shifted out. When the highest address is
reached, the address counter rolls over to address $0000
allowing the read cycle to be continued indefinitely. The read
operation is terminated by taking CS high. Refer to the Read
EEPROM Array Sequence (Figure 5).
To write data to the EEPROM memory array, the user then
issues the WRITE instruction followed by the 16 bit address
and then the data to be written. Any unused address bits are
specified to be “0’s”. The WRITE operation minimally takes
32 clocks. CS must go low and remain low for the duration of
the operation. If the address counter reaches the end of a
page and the clock continues, the counter will roll back to the
first address of the page and overwrite any data that may
have been previously written.
For the Page Write Operation (byte or page write) to be
completed, CS can only be brought HIGH after bit 0 of the
last data byte to be written is clocked in. If it is brought HIGH
at any other time, the write operation will not be completed
(Figure 8).
To write to the Status Register, the WRSR instruction is
followed by the data to be written (Figure 9). Data bits 0 and
1 must be “0”.
While the write is in progress following a Status Register or
EEPROM Sequence, the Status Register may be read to
check the WIP bit. During this time the WIP bit will be high.
Operational Notes
The device powers-up in the following state:
• The device is in the low power standby state.
• A HIGH to LOW transition on CS is required to enter an
active state and receive an instruction.
• SO pin is high impedance.
To read the Status Register, the CS line is first pulled low to
select the device followed by the 8-bit RDSR instruction. After
the RDSR opcode is sent, the contents of the Status Register
are shifted out on the SO line. Refer to the Read Status
Register Sequence (Figure 6).
• The Write Enable Latch is reset.
Write Sequence
The following circuitry has been included to prevent
inadvertent writes:
Prior to any attempt to write data into the device, the “Write
Enable” Latch (WEL) must first be set by issuing the WREN
instruction (Figure 7). CS is first taken LOW, then the WREN
instruction is clocked into the device. After all eight bits of the
instruction are transmitted, CS must then be taken HIGH. If the
user continues the Write Operation without taking CS HIGH
after issuing the WREN instruction, the Write Operation will be
ignored.
7
• The Flag Bit is reset.
• Reset Signal is active for tPURST.
Data Protection
• A WREN instruction must be issued to set the Write Enable
Latch.
• CS must come HIGH at the proper clock count in order to
start a nonvolatile write cycle.
FN8128.1
May 16, 2005
X5163, X5165
CS
0
1
2
3
4
5
6
7
8
9
10
7
6
5
11
12
13
14
SCK
INSTRUCTION
SI
DATA OUT
HIGH IMPEDANCE
SO
4
3
2
1
0
MSB
FIGURE 6. READ STATUS REGISTER SEQUENCE
CS
0
1
2
3
4
5
6
7
SCK
SI
HIGH IMPEDANCE
SO
FIGURE 7. WRITE ENABLE LATCH SEQUENCE
CS
0
1
2
3
4
5
6
7
8
9
10
15
14
13
20
21
22
23
24
25
26
1
0
7
6
5
27
28
29
30
31
1
0
SCK
INSTRUCTION
16 BIT ADDRESS
SI
3
2
DATA BYTE 1
4
3
2
CS
32
33
34
7
6
5
35
36
37
38
39
40
41
42
1
0
7
6
5
43
44
45
46
47
1
0
SCK
DATA BYTE 2
SI
4
3
2
DATA BYTE 3
4
3
2
DATA BYTE N
6
5
4
3
2
1
0
FIGURE 8. WRITE SEQUENCE
8
FN8128.1
May 16, 2005
X5163, X5165
CS
0
1
2
3
4
5
6
7
8
9
10
11
7
6
5
4
12
13
14
15
SCK
INSTRUCTION
SI
SO
DATA BYTE
3
2
1
0
HIGH IMPEDANCE
FIGURE 9. STATUS REGISTER WRITE SEQUENCE
Symbol Table
WAVEFORM
INPUTS
OUTPUTS
MUST BE
STEADY
WILL BE
STEADY
MAY CHANGE
FROM LO
W TO
HIGH
WILL CHANGE
FROM LO
W TO
HIGH
MAY CHANGE
FROM HIGH TO
LOW
WILL CHANGE
FROM HIGH TO
LOW
DON’T CARE:
CHANGES
ALLO
WED
CHANGING:
STATE NOT
KNOWN
N/A
CENTER LINE
IS HIGH
IMPEDANCE
9
FN8128.1
May 16, 2005
X5163, X5165
Absolute Maximum Ratings
Recommended Operating Conditions
Temperature under bias . . . . . . . . . . . . . . . . . . . . . . . .-65 to +135°C
Storage temperature . . . . . . . . . . . . . . . . . . . . . . . . . .-65 to +150°C
Voltage on any pin with
respect to VSS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -1.0V to +7V
D.C. output current. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5mA
Lead temperature (soldering, 10 seconds) . . . . . . . . . . . . . . . 300°C
Temperature. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .-40°C to +85°C
Supply Voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2.7V to 5.5V
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
Operating Specifications Over operating conditions unless otherwise specified.
LIMITS
SYMBOL
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
ICC1
VCC Write Current (Active)
SCK = VCC x 0.1/VCC x 0.9 @ 2MHz, SO =
Open
5
mA
ICC2
VCC Read Current (Active)
SCK = VCC x 0.1/VCC x 0.9 @ 2MHz, SO =
Open
0.4
mA
ISB1
VCC Standby Current WDT = OFF
CS = VCC, VIN = VSS or VCC, VCC = 5.5V
1
µA
ISB2
VCC Standby Current WDT = ON
CS = VCC, VIN = VSS or VCC, VCC = 5.5V
50
µA
ISB3
VCC Standby Current WDT = ON
CS = VCC, VIN = VSS or VCC, VCC = 3.6V
20
µA
ILI
Input Leakage Current
VIN = VSS to VCC
0.1
10
µA
ILO
Output Leakage Current
VOUT = VSS to VCC
0.1
10
µA
(1)
Input LOW Voltage
-0.5
VCC x 0.3
V
VIH(1)
Input HIGH Voltage
VCC x 0.7
VCC + 0.5
V
VOL1
Output LOW Voltage
VCC > 3.3V, IOL = 2.1mA
0.4
V
VOL2
Output LOW Voltage
2V < VCC ≤ 3.3V, IOL = 1mA
0.4
V
VOL3
Output LOW Voltage
VCC ≤ 2V, IOL = 0.5mA
0.4
V
VOH1
Output HIGH Voltage
VCC > 3.3V, IOH = –1.0mA
VCC - 0.8
V
VOH2
Output HIGH Voltage
2V < VCC ≤ 3.3V, IOH = –0.4mA
VCC - 0.4
V
VOH3
Output HIGH Voltage
VCC ≤ 2V, IOH = –0.25mA
VCC - 0.2
V
VOLS
Reset Output LOW Voltage
IOL = 1mA
VIL
0.4
V
Capacitance TA = +25°C, f = 1MHz, VCC = 5V
SYMBOL
COUT
CIN
(2)
(2)
TEST
MAX.
UNIT
CONDITIONS
Output Capacitance (SO, RESET, RESET)
8
pF
VOUT = 0V
Input Capacitance (SCK, SI, CS, WP)
6
pF
VIN = 0V
NOTES:
1. VIL min. and VIH max. are for reference only and are not tested.
2. This parameter is periodically sampled and not 100% tested.
10
FN8128.1
May 16, 2005
X5163, X5165
5V
A.C. Test Conditions
5V
3.3kΩ
1.64kΩ
OUTPUT
RESET/RESET
1.64kΩ
Input pulse levels
VCC x 0.1 to VCC x 0.9
Input rise and fall times
10ns
Input and output timing level
VCC x0.5
30pF
100pF
FIGURE 10. EQUIVALENT A.C. LOAD CIRCUIT AT 5V VCC
AC Electrical Specifications
Serial Input Timing (Over operating conditions unless otherwise specified.)
2.7-5.5V
SYMBOL
PARAMETER
MIN
MAX
UNIT
0
2
MHz
fSCK
Clock Frequency
tCYC
Cycle Time
500
ns
tLEAD
CS Lead Time
250
ns
tLAG
CS Lag Time
250
ns
tWH
Clock HIGH Time
200
ns
tWL
Clock LOW Time
200
ns
tSU
Data Setup Time
50
ns
tH
Data Hold Time
50
ns
tRI(3)
Input Rise Time
100
ns
tFI(3)
Input Fall Time
100
ns
tCS
CS Deselect Time
tWC(4)
Write Cycle Time
500
ns
10
ms
tCS
CS
tLEAD
tLAG
SCK
tSU
SI
SO
tH
tRI
MSB IN
tFI
LSB IN
HIGH IMPEDANCE
FIGURE 11. SERIAL INPUT TIMING
11
FN8128.1
May 16, 2005
X5163, X5165
AC Electrical Specifications
Serial Output Timing(Over operating conditions unless otherwise specified.)
2.7-5.5V
SYMBOL
PARAMETER
MIN
MAX
UNIT
0
2
MHz
fSCK
Clock Frequency
tDIS
Output Disable Time
250
ns
Output Valid from Clock Low
200
ns
tV
tHO
0
ns
Output Rise Time
100
ns
(3)
Output Fall Time
100
ns
tRO
tFO
Output Hold Time
(3)
NOTES:
3. This parameter is periodically sampled and not 100% tested.
4. tWC is the time from the rising edge of CS after a valid write sequence has been sent to the end of the self-timed internal nonvolatile write cycle.
CS
tCYC
tWH
tLAG
SCK
tV
SO
SI
tHO
MSB OUT
tWL
MSB–1 OUT
tDIS
LSB OUT
ADDR
LSB IN
TABLE 3. SERIAL OUTPUT TIMING
VTRIP
VTRIP
VCC
tPURST
0 Volts
tPURST
tR
tF
tRPD
RESET (X5163)
RESET (X5165)
TABLE 4. POWER-UP AND POWER-DOWN TIMING
12
FN8128.1
May 16, 2005
X5163, X5165
RESET Output Timing
SYMBOL
VTRIP
VTH
PARAMETER
Reset Trip Point Voltage, X5163-4.5A, X5163-4.5A
Reset Trip Point Voltage, X5163, X5165
Reset Trip Point Voltage, X5163-2.7A, X5165-2.7A
Reset Trip Point Voltage, X5163-2.7, X5165-2.7
MIN
TYP
MAX
UNIT
4.5
4.25
2.85
2.55
4.63
4.38
2.92
2.63
4.75
4.5
3.0
2.7
V
VTRIP Hysteresis (HIGH to LOW vs. LOW to HIGH VTRIP voltage)
tPURST
Power-up Reset Time Out
tRPD(5)
VCC Detect to Reset/Output
20
100
200
mV
280
ms
500
ns
tF(5)
VCC Fall Time
100
µs
tR(5)
VCC Rise Time
100
µs
VRVALID
Reset Valid VCC
1
V
NOTES:
5. This parameter is periodically sampled and not 100% tested.
6. Typical values not tested.
CS/WDI
tCST
RESET
tWDO
tWDO
tRST
tRST
RESET
FIGURE 12. CS/WDI VS. RESET/RESET TIMING
RESET/RESET Output Timing
SYMBOL
PARAMETER
MIN
TYP
MAX
UNIT
200
600
1.4
300
800
2
ms
ms
sec
tWDO
Watchdog Time Out Period,
WD1 = 1, WD0 = 0
WD1 = 0, WD0 = 1
WD1 = 0, WD0 = 0
100
450
1
tCST
CS Pulse Width to Reset the Watchdog
400
tRST
Reset Time Out
100
13
ns
200
300
ms
FN8128.1
May 16, 2005
X5163, X5165
tTHD
VCC
VTRIP
tTSU
tVPS
CS
tRP
tP
tVPH
tVPH
tVPS
tVPO
VP
SCK
VP
tVPO
SI
FIGURE 13. VTRIP SET CONDITIONS
tTHD
VTRIP
VCC
tTSU
tVPS
CS
SCK
tVPS
tRP
tP
tVP1
tVPH
tVPO
VCC
VP
tVPO
SI
FIGURE 14. VTRIP RESET CONDITIONS
14
FN8128.1
May 16, 2005
X5163, X5165
VTRIP Programming Specifications: VCC = 1.7-5.5V; Temperature = 0°C to 70°C
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
tVPS
SCK VTRIP Program Voltage Setup time
1
µs
tVPH
SCK VTRIP Program Voltage Hold time
1
µs
VTRIP Program Pulse Width
1
µs
tTSU
VTRIP Level Setup time
10
µs
tTHD
VTRIP Level Hold (stable) time
10
ms
tWC
VTRIP Write Cycle Time
tRP
VTRIP Program Cycle Recovery Period (Between successive programming cycles)
10
ms
tVPO
SCK VTRIP Program Voltage Off time before next cycle
0
ms
Programming Voltage
15
18
V
VTRIP Programed Voltage Range
1.7
5.0
V
Vta1
Initial VTRIP Program Voltage accuracy (VCC applied-VTRIP) (Programmed at 25°C.)
-0.1
+0.4
V
Vta2
Subsequent VTRIP Program Voltage accuracy [(VCC applied-Vta1)-VTRIP] (Programmed at 25°C.)
-25
+25
mV
Vtr
VTRIP Program Voltage repeatability (Successive program operations.) (Programmed at 25°C.)
-25
+25
mV
Vtv
VTRIP Program variation after programming (0-75°C). (Programmed at 25°C.)
-25
+25
mV
tP
VP
VTRAN
10
ms
VTRIP programming parameters are periodically sampled and are not 100% tested.
15
FN8128.1
May 16, 2005
X5163, X5165
18
1.9
WATCHDOG TIMER ON (VCC = 5V)
16
1.8
14
RESET (SECONDS)
1.7
ISB (µA)
12
WATCHDOG TIMER ON (VCC = 5V)
10
8
6
4
WATCHDOG TIMER OFF (VCC = 3V, 5V)
2
25°C
1.5
90°C
1.4
1.3
1.2
1.1
0
1
-40
25
TEMP (°C)
90
1.7
2.4
3.1
4.5
5.2
FIGURE 16. tWDO VS. VOLTAGE/TEMPERATURE (WD1, 0 = 1, 1)
5.025
0.8
VTRIP = 5V
5.000
0.75
RESET (SECONDS)
4.975
3.525
VTRIP = 3.5V
3.500
3.475
2.525
-40°C
0.7
25°C
0.65
90°C
0.6
0.55
0.5
VTRIP = 2.5V
2.500
0.45
2.475
0
25
1.7
85
2.4
3.1
FIGURE 17. VTRIP vs. Temperature (programmed at 25°C)
200
195
195
RESET (SECONDS)
205
200
190
185
180
175
170
175
170
160
DEGREES °C
16
90°C
180
160
90
-40°C
185
165
FIGURE 19. tPURST VS. TEMPERATURE
5.2
25°C
190
165
25
4.5
FIGURE 18. tWDO VS. VOLTAGE/TEMPERATURE (WD1, 0 = 1, 0)
205
-40
3.8
VOLTAGE
TEMPERATURE
TIME (MS)
3.8
VOLTAGE
FIGURE 15. VCC SUPPLY CURRENT VS. TEMPERATURE (ISB)
VOLTAGE
-40°C
1.6
1.7
2.4
3.1
3.8
4.5
5.2
VOLTAGE
FIGURE 20. tWDO VS. VOLTAGE/TEMPERATURE (WD1, 0 0 = 0, 1)
FN8128.1
May 16, 2005
X5163, X5165
Packaging Information
8-LEAD PLASTIC SMALL OUTLINE GULL WING PACKAGE TYPE S
0.150 (3.80)
0.228 (5.80)
0.158 (4.00)
0.244 (6.20)
PIN 1 INDEX
PIN 1
0.014 (0.35)
0.019 (0.49)
0.188 (4.78)
0.197 (5.00)
(4X) 7°
0.053 (1.35)
0.069 (1.75)
0.004 (0.19)
0.050 (1.27)
0.010 (0.25)
0.020 (0.50)
0.010 (0.25)
0.050" TYPICAL
X 45°
0.050"
TYPICAL
0° - 8°
0.0075 (0.19)
0.010 (0.25)
0.250"
0.016 (0.410)
0.037 (0.937)
FOOTPRINT
0.030"
TYPICAL
8 PLACES
NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
17
FN8128.1
May 16, 2005
X5163, X5165
Packaging Information
14-LEAD PLASTIC, TSSOP, PACKAGE TYPE V
.025 (.65) BSC
.169 (4.3)
.177 (4.5)
.252 (6.4) BSC
.193 (4.9)
.200 (5.1)
.047 (1.20)
.0075 (.19)
.002 (.05)
.006 (.15)
.0118 (.30)
.010 (.25)
GAGE PLANE
0° - 8°
SEATING PLANE
.019 (.50)
.029 (.75)
DETAIL A (20X)
.031 (.80)
.041 (1.05)
SEE DETAIL “A”
NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
18
FN8128.1
May 16, 2005
X5163, X5165
Ordering Information
VCC RANGE
VTRIP
RANGE
PACKAGE
OPERATING TEMPERATURE
RANGE
PART NUMBER RESET
(ACTIVE LOW)
4.5-5.5V
4.5.4.75
8-Pin PDIP
0°C - 70°C
X5163P-4.5A
-40°C - 85°C
X5163PI-4.5A
X5165PI-4.5A
0°C - 70°C
X5163S8-4.5A
X5165S8-4.5A
-40°C - 85°C
X5163S8I-4.5A
X5165S8I-4.5A
0°C - 70°C
X5163V14-4.5A
X5165V14-4.5A
-40°C - 85°C
X5163V14I-4.5A
X5165V14I-4.5A
0°C - 70°C
X5163P
X5165P
-40°C - 85°C
X5163PI
X5165PI
0°C - 70°C
X5163S8
X5165S8
0°C - 70°C
X51638S8
0°C - 70°C
X5163S8T1
0°C - 70°C
X5163S8T2
-40°C - 85°C
X5163S8I
X5165S8I
-40°C - 85°C
X5163S8IT1
X5165S8IT1
0°C - 70°C
X5163V14
X5165V14
0°C - 70°C
X5163V14T1
X5165V14T1
-40°C - 85°C
X5163V14I
X5165V14I
-40°C - 85°C
X5163V14IT1
X5165V14IT1
0°C - 70°C
X5163P-2.7A
X5165P-2.7A
-40°C - 85°C
X5163PI-2.7A
X5165PI-2.7A
0°C - 70°C
X5163S8-2.7A
X5165S8-2.7A
0°C - 70°C
X5163S8-2.7AT1
-40°C - 85°C
X5163S8I-2.7A
-40°C - 85°C
X5163S8I-2.7AT1
0°C - 70°C
X5163V14-2.7A
X5165V14-2.7A
-40°C - 85°C
X5163V14I-2.7A
X5165V14I-2.7A
-40°C - 85°C
X5163V14I-2.7T1
X5165V14I-2.7T1
0°C - 70°C
X5163P-2.7
X5165P-2.7
-40°C - 85°C
X5163PI-2.7
X5165PI-2.7
0°C - 70°C
X5163S8-2.7
X5165S8-2.7
0°C - 70°C
X5163S8-2.7T1
X5165S8-2.7T1
-40°C - 85°C
X5163S8I-2.7
X5165S8I-2.7
8L SOIC
14L TSSOP
4.5-5.5V
4.25.4.5
8-Pin PDIP
8L SOIC
14L TSSOP
2.7-5.5V
2.85-3.0
8-Pin PDIP
8L SOIC
14L TSSOP
2.7-5.5V
2.55-2.7
8-Pin PDIP
8L SOIC
-40°C - 85°C
14L TSSOP
19
PART NUMBER RESET
(ACTIVE HIGH)
X5165S8T1
X5165S8I-2.7A
X5165S8I-2.7T1
0°C - 70°C
X5163V14-2.7
X5165V14-2.7
0°C - 70°C
X5163V14-2.7T1
X5165V14-2.7T1
-40°C - 85°C
X5163V14I-2.7
X5165V14I-2.7
FN8128.1
May 16, 2005
X5163, X5165
Part Mark Information
X5163, X51665
W
X
Blank = 8-Lead SOIC
V = 14 Lead TSSOP
Blank = 5V ±10%, 0°C to +70°C, VTRIP = 4.25-4.5
A = 5V±10%, 0°C to +70°C, VTRIP = 4.5-4.75
I = 5V ±10%, -40°C to +85°C, VTRIP = 4.25-4.5
IA = 5V ±10%, -40°C to +85°C, VTRIP = 4.5-4.75
F = 2.7V to 5.5V, 0°C to +70°C, VTRIP = 2.55-2.7
FA = 2.7V to 5.5V, 0°C to +70°C, VTRIP = 2.85-3.0
G = 2.7V to 5.5V, -40°C to +85°C, VTRIP = 2.55-2.7
GA = 2.7V to 5.5V, -40°C to +85°C, VTRIP = 2.85-3.0
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
20
FN8128.1
May 16, 2005