AD AD7142ACPZ-1REEL Programmable controller for capacitance touch sensor Datasheet

Programmable Controller for
Capacitance Touch Sensors
AD7142
Data Sheet
FUNCTIONAL BLOCK DIAGRAM
VREF– VREF+
29
CIN0
30
CIN1
31
CIN2
32
CIN3
1
CIN4
2
CIN5
3
CIN6
4
CIN7
5
CIN8
6
CIN9
7
CIN10
8
CIN11
9
CIN12
10
CIN13
11
CSHIELD
12
SRC
15
SRC
16
VDRIVE
20
27
16-BIT
Σ-Δ
CDC
13
AVCC
14
AGND
17
DVCC
18
DGND1
19
DGND2
CALIBRATION
ENGINE
CALIBRATION
RAM
CONTROL
AND
DATA
REGISTERS
250kHz
EXCITATION
SOURCE
SERIAL INTERFACE
AND CONTROL LOGIC
21
APPLICATIONS
TEST
28
POWER-ON
RESET
LOGIC
SWITCH
MATRIX
Programmable capacitance-to-digital converter
36 ms update rate (at maximum sequence length)
Better than 1 fF resolution
14 capacitance sensor input channels
No external RC tuning components required
Automatic conversion sequencer
On-chip automatic calibration logic
Automatic compensation for environmental changes
Automatic adaptive threshold and sensitivity levels
On-chip RAM to store calibration data
SPI-compatible serial interface (AD7142)
I2C-compatible serial interface (AD7142-1)
Separate VDRIVE level for serial interface
Interrupt output and GPIO
32-lead, 5 mm x 5 mm LFCSP
2.6 V to 3.6 V supply voltage
Low operating current
Full power mode: less than 1 mA
Low power mode: 50 µA
SDO/
SDA
22
23
24
SDI/ SCLK CS/
ADD0
ADD1
INTERRUPT
AND GPIO
LOGIC
25
INT
26 GPIO
05702-001
FEATURES
Figure 1.
Personal music and multimedia players
Cell phones
Digital still cameras
Smart hand-held devices
Television, A/V, and remote controls
Gaming consoles
GENERAL DESCRIPTION
The AD7142 and AD7142-1 are integrated capacitance-todigital converters (CDCs) with on-chip environmental
calibration for use in systems requiring a novel user input
method. The AD7142 and AD7142-1 can interface to external
capacitance sensors implementing functions such as capacitive
buttons, scroll bars, or wheels.
The AD7142 and AD7142-1 have on-chip calibration logic to
account for changes in the ambient environment. The
calibration sequence is performed automatically and at
continuous intervals, when the sensors are not touched. This
ensures that there are no false or nonregistering touches on the
external sensors due to a changing environment.
The CDC has 14 inputs channeled through a switch matrix to a
16-bit, 250 kHz sigma-delta (∑-∆) capacitance-to-digital
converter. The CDC is capable of sensing changes in the
capacitance of the external sensors and uses this information to
register a sensor activation. The external sensors can be
arranged as a series of buttons, as a scroll bar or wheel, or as a
combination of sensor types. By programming the registers, the
user has full control over the CDC setup. High resolution
sensors require minor software to run on the host processor.
The AD7142 has an SPI-compatible serial interface, and the
AD7142-1 has an I2C-compatible serial interface. Both parts
have an interrupt output, as well as a general-purpose input/
output (GPIO).
Rev. B
The AD7142 and AD7142-1 are available in a 32-lead, 5 mm ×
5 mm LFCSP and operate from a 2.6 V to 3.6 V supply. The
operating current consumption is less than 1 mA, falling to
50 µA in low power mode (conversion interval of 400 ms).
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2006–2017 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
AD7142
Data Sheet
TABLE OF CONTENTS
Features .............................................................................................. 1
Capacitance Sensor Behavior with Calibration ...................... 23
Applications ....................................................................................... 1
Slow FIFO .................................................................................... 24
Functional Block Diagram .............................................................. 1
SLOW_FILTER_UPDATE_LVL .............................................. 24
General Description ......................................................................... 1
Adaptive Threshold and Sensitivity ............................................. 25
Revision History ............................................................................... 3
Interrupt Output ............................................................................. 27
Specifications..................................................................................... 4
CDC Conversion Complete Interrupt ..................................... 27
SPI Timing Specifications (AD7142) ......................................... 6
Sensor Touch Interrupt.............................................................. 27
I C Timing Specifications (AD7142-1) ..................................... 7
GPIO INT Output Control ....................................................... 29
Absolute Maximum Ratings ............................................................ 8
Outputs ............................................................................................ 31
ESD Caution .................................................................................. 8
Excitation Source ........................................................................ 31
Pin Configurations and Function Descriptions ........................... 9
CSHIELD Output ............................................................................. 31
Typical Performance Characteristics ........................................... 10
GPIO ............................................................................................ 31
Theory of Operation ...................................................................... 12
Using the GPIO to Turn On/Off an LED ................................ 31
Capacitance Sensing Theory ..................................................... 12
Serial Interface ................................................................................ 32
Operating Modes ........................................................................ 13
SPI Interface ................................................................................ 32
Capacitance Sensor Input Configuration .................................... 14
I2C Compatible Interface ........................................................... 34
CIN Input Multiplexer Setup .................................................... 14
VDRIVE Input ................................................................................. 36
Capacitance-to-Digital Converter ................................................ 15
PCB Design Guidelines ................................................................. 37
Oversampling the CDC Output ............................................... 15
Capacitive Sensor Board Mechanical Specifications ............. 37
Capacitance Sensor Offset Control .......................................... 15
Chip Scale Packages ................................................................... 37
Conversion Sequencer ............................................................... 15
Power-Up Sequence ....................................................................... 38
CDC Conversion Sequence Time ............................................ 16
Typical Application Circuits ......................................................... 39
CDC Conversion Results ........................................................... 17
Register Map ................................................................................... 40
Noncontact Proximity Detection ................................................. 18
Detailed Register Descriptions ..................................................... 41
Recalibration ............................................................................... 18
Bank 1 Registers ......................................................................... 41
Proximity Sensitivity .................................................................. 18
Bank 2 Registers ......................................................................... 51
FF_SKIP_CNT ............................................................................ 21
Bank 3 Registers ......................................................................... 58
Environmental Calibration ........................................................... 23
Outline Dimensions ....................................................................... 70
Capacitance Sensor Behavior Without Calibration ............... 23
Ordering Guide .......................................................................... 70
2
Rev. B | Page 2 of 70
Data Sheet
AD7142
REVISION HISTORY
9/2017—Rev. A to Rev. B
Changes to Figure 6, Figure 7, and Table 7 .................................... 9
Changes to Figure 59 ......................................................................40
Updated Outline Dimensions ........................................................70
Changes to Ordering Guide ...........................................................70
1/2007—Rev. 0 to Rev. A
Updated Format.................................................................. Universal
Changes to Data Sheet Title ............................................................. 1
Inserted Figure 5................................................................................ 8
Changes to Figure 18 ......................................................................12
Changes to Operating Modes Section ..........................................13
Changes to CIN Input Multiplexer Setup Section ......................14
Changes to Table 9 and Conversion Sequencer Section ............15
Changes to Noncontact Proximity Detection Section ...............18
Changes to Recalibration Section and Table 12 ..........................18
Deleted FIFO Control Section .......................................................19
Changes to Figure 31 and Table 13 ...............................................20
Changes to Figure 32 ......................................................................21
Changes to Capacitance Sensor Behavior with Calibration
Section .............................................................................................. 22
Added Slow FIFO and SLOW_FILTER_UPDATE_LVL
Section .............................................................................................. 23
Changes to Adaptive Threshold and Sensitivity Section ........... 24
Inserted Figure 37 and Table 13 .................................................... 25
Deleted Figure 42 ............................................................................ 29
Changes to CSHIELD Output Section ............................................... 30
Changes to Figure 55 ...................................................................... 36
Changes to Power-up Sequence Section ...................................... 37
Changes to Figure 58 ...................................................................... 38
Changes to Table 21 ........................................................................ 42
Changes to Table 24 ........................................................................ 43
Changes to Table 25 ........................................................................ 44
Changes to Table 29 ........................................................................ 48
Changes to Table 31 ........................................................................ 49
6/2006—Revision 0: Initial Version
Rev. B | Page 3 of 70
AD7142
Data Sheet
SPECIFICATIONS
AVCC, DVCC = 2.6 V to 3.6 V, TA = −40oC to +85°C, unless otherwise noted.
Table 1.
Parameter
CAPACITANCE-TO-DIGITAL CONVERTER
Update Rate
Resolution
CIN Input Range1
No Missing Codes
CIN Input Leakage
Total Unadjusted Error
Output Noise (Peak-to-Peak)
Min
Typ
Max
Unit
Test Conditions/Comments
35.45
36.86
16
±2
38.4
12 conversion stages in sequencer, decimation rate = 256
40
ms
Bit
pF
Bit
nA
%
Codes
Codes
Codes
Codes
pF
4
pF
fF
%
16
25
±20
7
3
0.8
0.5
Output Noise (RMS)
Parasitic Capacitance
CBULK Offset Range 1
CBULK Offset Resolution
Low Power Mode Delay Accuracy
EXCITATION SOURCE
Frequency
Output Voltage
Short-Circuit Source Current
Short-Circuit Sink Current
Maximum Output Load
CSHIELD Output Drive
CSHIELD Bias Level
LOGIC INPUTS (SDI, SCLK, CS, SDA, GPI TEST)
VIH Input High Voltage
VIL Input Low Voltage
IIH Input High Voltage
IIL Input Low Voltage
Hysteresis
OPEN-DRAIN OUTPUTS (SCLK, SDA, INT)
VOL Output Low Voltage
IOH Output High Leakage Current
LOGIC OUTPUTS (SDO, GPO)
VOL Output Low Voltage
VOH Output High Voltage
SDO Floating State Leakage Current
GPO Floating State Leakage Current
POWER
AVCC, DVCC
VDRIVE
ICC
±20
156.25
240
250
20
50
250
10
AVCC/2
0.7 × VDRIVE
0.4
−1
1
150
0.1
−5
2.6
1.65
3.3
0.9
2.25
kHz
V
mA
mA
pF
µA
V
V
V
µA
µA
mV
Decimation rate = 128
Decimation rate = 256
Decimation rate = 128
Decimation rate = 256
Parasitic capacitance to ground, per CIN input
guaranteed by characterization
% of 200 ms, 400 ms, 600 ms, or 800 ms
Capacitance load on source to ground
VIN = VDRIVE
VIN = DGND
0.4
±1
V
µA
ISINK = −1 mA
VOUT = VDRIVE
0.4
±1
2
V
V
µA
µA
ISINK = 1 mA, VDRIVE = 1.65 V to 3.6 V
ISOURCE = 1 mA, VDRIVE = 1.65 V to 3.6 V
Pin three-state, leakage measured to GND and DVCC
Pin three-state, leakage measured to GND and DVCC
3.6
3.6
1
20
33
4.5
18
V
V
mA
µA
µA
µA
µA
Serial interface operating voltage
In full power mode
Low power mode, converter idle, TA = 25°C
Low power mode, converter idle
Full shutdown, TA = 25°C
Full shutdown
VDRIVE − 0.6
16
1
260
AVCC
Guaranteed by design, but not production tested
CIN and CBULK are defined in Figure 2.
Rev. B | Page 4 of 70
Data Sheet
AD7142
CIN
PLASTIC OVERLAY
CBULK
05702-054
SENSOR BOARD
CAPACITIVE SENSOR
Figure 2.
Table 2. Typical Average Current in Low Power Mode, AVCC, DVCC = 3.6 V, T= 25°C, Load of 50 pF on SRC Pin, No Load on SRC
Number of Conversion Stages (Current Values Expressed in μA)
Low Power Mode
Delay
200 ms
400 ms
600 ms
800 ms
Decimation
Rate
128
256
128
256
128
256
128
256
1
26.4
35.6
21.3
26
19.6
22.7
18.7
21.1
2
33.3
49.1
24.8
32.9
21.9
27.4
20.5
24.6
3
40.1
62.2
28.3
39.7
24.3
32
22.2
28.1
4
46.9
74.9
31.7
46.5
26.6
36.6
24
31.5
5
53.5
87.3
35.2
53.1
28.9
41.1
25.7
35
6
60
99.3
38.6
59.6
31.2
45.6
27.5
38.4
7
66.5
111
42
66.1
33.5
50
29.2
41.8
8
72.8
122.3
45.4
72.4
35.8
54.4
31
45.2
9
79.1
133.4
48.7
78.7
38.1
58.8
32.7
48.5
10
85.2
144.2
52
84.9
40.4
63.1
34.4
51.8
11
91.3
154.7
55.3
91
42.6
67.4
36.1
55.1
12
97.3
164.9
58.6
97
44.8
71.6
37.8
58.4
Table 3. Maximum Average Current in Low Power Mode, AVCC, DVCC = 3.6 V, Load of 50 pF on SRC Pin, No Load on SRC
Number of Conversion Stages (Current Values Expressed in μA)
Low Power Mode
Delay
200 ms
400 ms
600 ms
800 ms
Decimation
Rate
128
256
128
256
128
256
128
256
1
45.4
56.2
39.5
45
37.5
41.2
36.5
39.3
2
53.6
72
43.6
53.1
40.3
46.7
38.6
43.4
3
61.5
87.2
47.7
61.1
43
52.1
40.7
47.5
4
69.4
102
51.8
68.9
45.8
57.4
42.7
51.5
5
77.1
116.3
55.8
76.7
48.5
62.7
44.8
55.6
Rev. B | Page 5 of 70
6
84.7
130.2
59.8
84.3
51.2
67.9
46.8
59.5
7
92.2
143.7
63.7
91.8
53.9
73.1
48.8
63.5
8
99.6
156.8
67.6
99.1
56.5
78.2
50.9
67.4
9
106.8
169.5
71.5
106.4
59.2
83.3
52.9
71.3
10
113.9
181.8
75.4
113.6
61.8
88.3
54.9
75.2
11
121
193.8
79.2
120.6
64.5
93.3
56.9
79
12
127.9
205.5
83
127.5
67.1
98.2
58.9
82.8
AD7142
Data Sheet
SPI TIMING SPECIFICATIONS (AD7142)
TA = −40°C to +85°C; VDRIVE = 1.65 V to 3.6 V; AVCC, DVCC = 2.6 V to 3.6 V, unless otherwise noted. Sample tested at 25°C to ensure
compliance. All input signals are specified with tR = tF = 5 ns (10% to 90% of VCC) and timed from a voltage level of 1.6 V.
Table 4. SPI Timing Specifications
Parameter
fSCLK
t1
t2
t3
t4
t5
t6
t7
t8
Limit at TMIN, TMAX
5
5
20
20
15
15
20
16
15
Unit
MHz max
ns min
ns min
ns min
ns min
ns min
ns max
ns max
ns min
Description
CS falling edge to first SCLK falling edge
SCLK high pulse width
SCLK low pulse width
SDI setup time
SDI hold time
SDO access time after SCLK falling edge
CS rising edge to SDO high impedance
SCLK rising edge to CS high
CS
t2
1
SCLK
t4
SDI
t8
t3
2
3
15
16
2
1
15
16
t5
LSB
MSB
t6
SDO
MSB
Figure 3. SPI Detailed Timing Diagram
Rev. B | Page 6 of 70
t7
LSB
05702-002
t1
Data Sheet
AD7142
I2C TIMING SPECIFICATIONS (AD7142-1)
TA = −40°C to +85°C; VDRIVE = 1.65 V to 3.6 V; AVCC, DVCC = 2.6 V to 3.6 V, unless otherwise noted. Sample tested at 25°C to ensure
compliance. All input signals timed from a voltage level of 1.6 V.
Table 5. I2C Timing Specifications1
Parameter
fSCLK
t1
t2
t3
t4
t5
t6
t7
t8
tR
tF
Unit
kHz max
μs min
μs min
μs min
ns min
ns min
μs min
μs min
μs min
ns max
ns max
Description
Start condition hold time, tHD; STA
Clock low period, tLOW
Clock high period, tHIGH
Data setup time, tSU; DAT
Data hold time, tHD; DAT
Stop condition setup time, tSU; STO
Start condition setup time, tSU; STA
Bus free time between stop and start conditions, tBUF
Clock/data rise time
Clock/data fall time
Guaranteed by design, not production tested.
tR
t2
tF
t1
SCLK
t3
t1
t5
t7
t6
t4
SDATA
t8
STOP START
START
Figure 4. I2C Detailed Timing Diagram
Rev. B | Page 7 of 70
STOP
05702-003
1
Limit
400
0.6
1.3
0.6
100
300
0.6
0.6
1.3
300
300
AD7142
Data Sheet
ABSOLUTE MAXIMUM RATINGS
Parameter
AVCC to AGND, DVCC to DGND
Analog Input Voltage to AGND
Digital Input Voltage to DGND
Digital Output Voltage to DGND
Input Current to Any Pin Except
Supplies1
ESD Rating (Human Body Model)
Operating Temperature Range
Storage Temperature Range
Junction Temperature
LFCSP
Power Dissipation
θJA Thermal Impedance
IR Reflow Peak Temperature
Lead Temperature (Soldering 10 sec)
Rating
−0.3 V to +3.6 V
−0.3 V to AVCC + 0.3 V
−0.3 V to VDRIVE + 0.3 V
−0.3 V to VDRIVE + 0.3 V
10 mA
2.5 kV
−40°C to +150°C
−65°C to +150°C
150°C
200µA
TO OUTPUT
PIN
450 mW
135.7°C/W
260°C (±0.5°C)
300°C
Transient currents of up to 100 mA do not cause SCR latch-up.
1
Stresses at or above those listed under Absolute Maximum
Ratings may cause permanent damage to the product. This is a
stress rating only; functional operation of the product at these
or any other conditions above those indicated in the operational
section of this specification is not implied. Operation beyond
the maximum operating conditions for extended periods may
affect product reliability.
IOL
1.6V
CL
50pF
200µA
IOH
05702-004
Table 6.
Figure 5. Load Circuit for Digital Output Timing Specifications
ESD CAUTION
Rev. B | Page 8 of 70
Data Sheet
AD7142
32
31
30
29
28
27
26
25
32
31
30
29
28
27
26
25
CIN2
CIN1
CIN0
VREF–
VREF+
TEST
GPIO
INT
CIN2
CIN1
CIN0
VREF–
VREF+
TEST
GPIO
INT
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
TOP VIEW
(Not to Scale)
CIN3
CIN4
CIN5
CIN6
CIN7
CIN8
CIN9
CIN10
CS
SCLK
SDI
SDO
VDRIVE
DGND2
DGND1
DVCC
AD7142-1
TOP VIEW
(Not to Scale)
24
23
22
21
20
19
18
17
ADD1
SCLK
ADD0
SDA
VDRIVE
DGND2
DGND1
DVCC
NOTES
1. THE EXPOSED PAD IS NOT CONNECTED INTERNALLY.
FOR INCREASED RELIABILITY OF THE SOLDER
JOINTS AND MAXIMUM THERMAL CAPABILITY IT IS
RECOMMENDED THAT THE PAD BE SOLDERED TO
THE GROUND PLANE.
05702-005
NOTES
1. THE EXPOSED PAD IS NOT CONNECTED INTERNALLY.
FOR INCREASED RELIABILITY OF THE SOLDER
JOINTS AND MAXIMUM THERMAL CAPABILITY IT IS
RECOMMENDED THAT THE PAD BE SOLDERED TO
THE GROUND PLANE.
1
2
3
4
5
6
7
8
05702-044
AD7142
24
23
22
21
20
19
18
17
CIN11 9
CIN12 10
CIN13 11
CSHIELD 12
AVCC 13
AGND 14
SRC 15
SRC 16
1
2
3
4
5
6
7
8
CIN11 9
CIN12 10
CIN13 11
CSHIELD 12
AVCC 13
AGND 14
SRC 15
SRC 16
CIN3
CIN4
CIN5
CIN6
CIN7
CIN8
CIN9
CIN10
Figure 7. AD7142-1 Pin Configuration
Figure 6. AD7142 Pin Configuration
Table 7. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
CIN3
CIN4
CIN5
CIN6
CIN7
CIN8
CIN9
CIN10
CIN11
CIN12
CIN13
CSHIELD
AVCC
AGND
SRC
SRC
DVCC
DGND1
DGND2
VDRIVE
SDO
SDA
SDI
ADD0
SCLK
CS
ADD1
INT
GPIO
TEST
VREF+
VREF−
CIN0
CIN1
CIN2
EPAD
Capacitance Sensor Input.
Capacitance Sensor Input.
Capacitance Sensor Input.
Capacitance Sensor Input.
Capacitance Sensor Input.
Capacitance Sensor Input.
Capacitance Sensor Input.
Capacitance Sensor Input.
Capacitance Sensor Input.
Capacitance Sensor Input.
Capacitance Sensor Input.
CDC Shield Potential Output. Requires 10 nF capacitor to ground. Connect to external shield.
CDC Supply Voltage.
Analog Ground Reference Point for All CDC Circuitry. Tie to analog ground plane.
CDC Excitation Source Output.
Inverted Excitation Source Output.
Digital Core Supply Voltage.
Digital Ground.
Digital Ground.
Serial Interface Operating Voltage Supply.
(AD7142) SPI Serial Data Output.
(AD7142-1) I2C Serial Data Input/Output. SDA requires pull-up resistor.
(AD7142) SPI Serial Data Input.
(AD7142-1) I2C Address Bit 0.
Clock Input for Serial Interface.
(AD7142) SPI Chip Select Signal.
(AD7142-1) I2C Address Bit 1.
General-Purpose Open-Drain Interrupt Output. Programmable polarity; requires pull-up resistor.
22
23
24
25
26
27
28
29
30
31
32
Programmable GPIO.
Factory Test Pin. Tie to ground.
CDC Positive Reference Input. Normally tied to analog power.
CDC Negative Reference Input. Tie to analog ground.
Capacitance Sensor Input.
Capacitance Sensor Input.
Capacitance Sensor Input.
Exposed Pad. The exposed pad is not connected internally. For increased reliability of the solder joints and maximum
thermal capability, it is recommended that the pad be soldered to the ground plane.
Rev. B | Page 9 of 70
AD7142
Data Sheet
TYPICAL PERFORMANCE CHARACTERISTICS
1000
2.45
DEVICE 1
DEVICE 3
DEVICE 2
900
880
860
2.8
2.9
3.0
3.1
3.2
VCC (V)
3.3
3.4
3.5
3.0
3.1
3.2
VCC (V)
3.3
3.4
3.5
3.6
DEVICE 1
1.00
ICC (mA)
LP_CONV_DELAY = 400ms
100
0.95
DEVICE 3
DEVICE 2
0.90
LP_CONV_DELAY = 600ms
LP_CONV_DELAY = 800ms
2.8
2.9
3.0
3.1
3.2
3.3
3.4
0.85
05702-051
60
3.5
0.80
3.6
VCC (V)
0
50
100
150
200
250
300
350
400
450
500
CAPACITANCE LOAD ON SOURCE (pF)
Figure 9. Low Power Supply Current vs. Supply Voltage,
Decimation Rate = 256 (VCC = AVCC + DVCC, ICC = AICC + DICC)
Figure 12. Supply Current vs. Capacitive Load on SRC (ICC = AICC + DICC)
120
16015
DEVICE 1
16010
CDC OUTPUT CODE
LP_CONV_DELAY = 200ms
80
LP_CONV_DELAY = 400ms
LP_CONV_DELAY = 600ms
16005
DEVICE 2
16000
15995
DEVICE 3
15990
40
LP_CONV_DELAY = 800ms
20
2.7
2.8
2.9
3.0
3.10
3.2
15985
05702-050
ICC (µA)
2.9
1.05
120
60
2.8
1.10
140
ICC (µA)
1.70
LP_CONV_DELAY = 200ms
160
100
DEVICE 3
Figure 11. Shutdown Supply Current vs. Supply Voltage
(VCC = AVCC + DVCC, ICC = AICC + DICC)
180
40
2.7
DEVICE 1
1.85
1.40
2.7
3.6
Figure 8. Supply Current vs. Supply Voltage
(VCC = AVCC + DVCC, ICC = AICC + DICC)
80
2.00
05702-049
820
2.7
2.15
1.55
05702-053
840
DEVICE 2
3.3
3.4
3.5
15980
3.6
VCC (V)
05702-048
ICC (µA)
940
920
2.30
SHUTDOWN ICC (µA)
960
05702-052
980
0
50
100
150
200
250
300
350
400
450
CAPACITANCE LOAD ON SOURCE (pF)
Figure 10. Low Power Supply Current vs. Supply Voltage
Decimation Rate = 128 (VCC = AVCC + DVCC, ICC = AICC + DICC)
Figure 13. Output Code vs. Capacitive Load on SRC
Rev. B | Page 10 of 70
500
Data Sheet
AD7142
960
2.5
3.6V
900
3.3V
880
860
840
820
780
–40
–20
0
20
40
60
05702-056
2.7V
800
80
100
2.0
1.5
1.0
0.5
0
10
120
1k
100k
10M
FREQUENCY (Hz)
TEMPERATURE (°C)
Figure 14. Supply Current vs. Temperature (Supply Current = AICC + DICC)
Figure 16. Power Supply Sine Wave Rejection
180
CDC PEAK-TO-PEAK NOISE (Codes)
12
10
8
6
3.6V
3.3V
4
2
2.7V
0
–40
–20
0
20
40
60
80
100
05702-057
SUPPLY CURRENT (µA)
300mV
400mV
500mV
160
140
120
100
300mV
80
60
200mV
40
100mV
50mV
25mV
20
0
100
120
TEMPERATURE (°C)
1k
10k
100k
1M
SQUARE WAVE FREQUENCY (Hz)
Figure 17. Power Supply Square Wave Rejection
Figure 15. Shutdown Supply Current vs. Temperature
(Supply Current = AICC + DICC)
Rev. B | Page 11 of 70
05702-060
SUPPLY CURRENT (µA)
920
100mV
200mV
05702-059
CDC PEAK-TO-PEAK NOISE (Codes)
940
10M
AD7142
Data Sheet
THEORY OF OPERATION
CAPACITANCE SENSING THEORY
The AD7142 uses a method of sensing capacitance known as
the shunt method. Using this method, an excitation source is
connected to a transmitter generating an electric field to a
receiver. The field lines measured at the receiver are translated
into the digital domain by a ∑-∆ converter. When a finger, or
other grounded object, interferes with the electric field, some of
the field lines are shunted to ground and do not reach the
receiver (see Figure 18). Therefore, the total capacitance
measured at the receiver decreases when an object comes close
to the induced field.
The AD7142 interfaces with up to 14 external capacitance
sensors. These sensors can be arranged as buttons, scroll bars,
wheels, or as a combination of sensor types. The external
sensors consist of electrodes on a single or multiple layer PCB
that interfaces directly to the AD7142.
PLASTIC COVER
The AD7142 can be set up to implement any set of input
sensors by programming the on-chip registers. The registers can
also be programmed to control features such as averaging,
offsets, and gains for each of the external sensors. There is a
sequencer on-chip to control how each of the capacitance
inputs is polled.
The AD7142 has on-chip digital logic and 528 words of RAM
that are used for environmental compensation. The effects of
humidity, temperature, and other environmental factors can
effect the operation of capacitance sensors. Transparent to the
user, the AD7142 performs continuous calibration to compensate for these effects, allowing the AD7142 to give error-free
results at all times.
The AD7142 requires some minor companion software that
runs on the host or other microcontroller to implement high
resolution sensor functions such as a scroll bar or wheel.
However, no companion software is required to implement
buttons, including 8-way button functionality. Button sensors
are implemented completely in digital logic on-chip.
The AD7142 can be programmed to operate in either full power
mode, or in low power automatic wake-up mode. The
automatic wake-up mode is particularly suited for portable
devices that require low power operation giving the user
significant power savings coupled with full functionality.
PCB LAYER 1
Rx
Σ-Δ
ADC
16-BIT
DATA
Tx
EXCITATION
SIGNAL
250kHz
AD7142
05702-007
The AD7142 and AD7142-1 are capacitance-to-digital
converters (CDCs) with on-chip environmental compensation,
intended for use in portable systems requiring high resolution
user input. The internal circuitry consists of a 16-bit, ∑-∆ converter that converts a capacitive input signal into a digital value.
There are 14 input pins on the AD7142 and AD7142-1, CIN0 to
CIN13. A switch matrix routes the input signals to the CDC.
The result of each capacitance-to-digital conversion is stored in
on-chip registers. The host subsequently reads the results over
the serial interface. The AD7142 contains an SPI interface and
the AD7142-1 has an I2C interface ensuring that the parts are
compatible with a wide range of host processors. Because the
AD7142 and AD7142-1 are identical parts, with the exception of
the serial interface, AD7142 refers to both the AD7142 and
AD7142-1 throughout this data sheet.
Figure 18. Sensing Capacitance Method
In practice, the excitation source and ∑-∆ ADC are implemented
on the AD7142, and the transmitter and receiver are constructed
on a PCB that makes up the external sensor.
Registering a Sensor Activation
When a sensor is approached, the total capacitance associated
with that sensor, measured by the AD7142, changes. When the
capacitance changes to such an extent that a set threshold is
exceeded, the AD7142 registers this as a sensor touch.
Preprogrammed threshold levels are used to determine if a
change in capacitance is due to a button being activated. If the
capacitance exceeds one of the threshold limits, the AD7142
registers this as a true button activation. The same thresholds
principle is used to determine if other types of sensors, such as
sliders or scroll wheels, are activated.
The AD7142 has an interrupt output, INT, to indicate when
new data has been placed into the registers. INT is used to
interrupt the host on sensor activation. The AD7142 operates
from a 2.6 V to 3.6 V supply, and is available in a 32-lead, 5 mm ×
5 mm LFCSP.
Rev. B | Page 12 of 70
Data Sheet
AD7142
Complete Solution for Capacitance Sensing
Low Power Mode
Analog Devices, Inc. provides a complete solution for
capacitance sensing. The two main elements to the solution are
the sensor PCB and the AD7142.
When in low power mode, the AD7142 POWER_MODE bits
are set to 10 upon device initialization. If the external sensors
are not touched, the AD7142 reduces its conversion frequency,
thereby greatly reducing its power consumption. The part
remains in a reduced power state when the sensors are not
touched. Every LP_CONV_DELAY ms (200, 400, 600 or 800 ms),
the AD7142 performs a conversion and uses this data to update
the compensation logic. When an external sensor is touched,
the AD7142 begins a conversion sequence every 36 ms to read
back data from the sensors. In low power mode, the total
current consumption of the AD7142 is an average of the current
used during a conversion, and the current used when the
AD7142 is waiting for the next conversion to begin. For
example, when LP_CONV_DELAY l is 400 ms, the AD7142
typically uses 0.9 mA current for 36 ms, and 15 μA for 400 ms
of the conversion interval. Note that these conversion timings
can be altered through the register settings. See the CDC
Conversion Sequence Time section for more information.
If the application requires high resolution sensors, such as scroll
bars or wheels, software is required that runs on the host
processor (no software is required for button sensors). The
memory requirements for the host depend on the sensor, and
are typically 10 kB of code and 600 bytes of data memory.
AD7142
SPI OR I2C
HOST PROCESSOR
1 MIPS
10kB ROM
600 BYTES RAM
05702-008
SENSOR PCB
Figure 19. Three Part Capacitance Sensing Solution
Analog Devices supplies the sensor PCB footprint design
libraries to the customer based on the specifications of the
customer, and supplies any necessary software on an opensource basis.
AD7142 SETUP
AND INITIALIZATION
POWER_MODE = 10
OPERATING MODES
The POWER_MODE bits (Bit 0 and Bit 1) of the control
register set the operating mode on the AD7142. The control
register is at Address 0x000. Table 8 shows the POWER_MODE
settings for each operating mode. To put the AD7142 into
shutdown mode, set the POWER_MODE bits to either 01 or 11.
Table 8. POWER_MODE Settings
POWER_MODE Bits
00
01
10
11
Operating Mode
Full power mode
Full shutdown mode
Low power mode
Full shutdown mode
NO
CONVERSION SEQUENCE
EVERY LP_CONV_DELAY ms
UPDATE COMPENSATION
LOGIC DATA PATH
ANY
SENSOR
TOUCHED?
YES
CONVERSION SEQUENCE
EVERY 36ms FOR
SENSOR READBACK
YES
ANY SENSOR
TOUCHED?
NO
PROXIMITY TIMER
COUNT DOWN
TIMEOUT
05702-009
The AD7142 has three operating modes. Full power mode,
where the device is always fully powered, is suited for applications
where power is not a concern (for example, game consoles that
have an ac power supply). Low power mode, where the part
automatically powers down, is tailored to give significant power
savings over full power mode, and is suited for mobile applications
where power must be conserved. In shutdown mode, the part
shuts down completely.
Figure 20. Low Power Mode Operation
The time taken for the AD7142 to go from a full power state to
a reduced power state, once the user stops touching the external
sensors, is configurable. The PWR_DWN_TIMEOUT bits, in
Ambient Compensation Ctrl 0 Register, at Address 0x002,
control the length of time the AD7142 takes before going into
the reduced power state, once the sensors are not touched.
The power-on default setting of the POWER_MODE bits is 00,
full power mode.
Full Power Mode
In full power mode, all sections of the AD7142 remain fully
powered at all times. When a sensor is being touched, the
AD7142 processes the sensor data. If no sensor is touched, the
AD7142 measures the ambient capacitance level and uses this
data for the on-chip compensation routines. In full power
mode, the AD7142 converts at a constant rate. See the CDC
Conversion Sequence Time section for more information.
Rev. B | Page 13 of 70
AD7142
Data Sheet
CAPACITANCE SENSOR INPUT CONFIGURATION
CIN INPUT MULTIPLEXER SETUP
The CIN_CONNECTION_SETUP registers in Table 45 list the
different options that are provided for connecting the sensor
input pin to the CDC.
The AD7142 has an on-chip multiplexer to route the input
signals from each pin to the input of the converter. Each input
pin can be tied to either the negative or the positive input of the
CIN0
CIN1
CIN2
CIN3
CIN4
CIN5
CIN6
CIN7
CIN8
CIN9
CIN10
CIN11
CIN12
CIN13
CDC, or it can be left floating. Each input can also be internally
connected to the CSHIELD signal to help prevent cross coupling. If
an input is not used, always connect it to CSHIELD.
Connecting a CINx input pin to the positive CDC input results
in a decrease in CDC output code when the corresponding
sensor is activated. Connecting a CINx input pin to the negative
CDC input results in an increase in CDC output code when the
corresponding sensor is activated.
The multiplexer settings for each conversion sequence can be
unique and different for each of the input pins, CIN0 to CIN13.
For example, CIN0 is connected to the negative CDC input for
conversion STAGE1, left floating for sequencer STAGE1, and so
on for all twelve conversion stages.
Two bits in each sequence stage register control the mux setting for
the input pin.
CIN_CONNECTION
_SETUP BITS
CIN SETTING
00
CINX FLOATING
01
CINX CONNECTED TO
NEGATIVE CDC INPUT
+
10
CINX CONNECTED TO
POSITIVE CDC INPUT
–
11
CINX CONNECTED TO
CSHIELD
Figure 21. Input Mux Configuration Options
Rev. B | Page 14 of 70
CDC
05702-010
Each input connection from the external capacitance sensors to
the AD7142 converter can be uniquely configured by using the
registers in Table 46 and Table 47. These registers are used to
configure input pin connection setups, sensor offsets, sensor
sensitivities, and sensor limits for each stage. Each sensor can be
individually optimized. For example, a button sensor connected
to STAGE0 can have different sensitivity and offset values than
a button with a different function that is connected to a
different stage.
Data Sheet
AD7142
CAPACITANCE-TO-DIGITAL CONVERTER
The capacitance-to-digital converter on the AD7142 has a Σ-Δ
architecture with 16-bit resolution. There are 14 possible inputs to
the CDC that are connected to the input of the converter through a
switch matrix. The sampling frequency of the CDC is 250 kHz.
+DAC
(20pF RANGE)
1
CDC Output Rate
Per Stage
3.072 ms
1.536 ms
SENSOR
Table 9. CDC Decimation Rate
CIN
16
–DAC
(20pF RANGE)
7
NEG_AFE_OFFSET
CIN_CONNECTION_SETUP
REGISTER
Figure 23. Analog Front-End Offset Control
The decimation process on the AD7142 is an averaging process
where a number of samples are taken and the averaged result is
output. Due to the architecture of the digital filter employed, the
amount of samples taken (per stage) is equal to 3 times the
decimation rate. So 3 × 256 or 3 × 128 samples are averaged to
obtain each stage result.
The decimation process reduces the amount of noise present in
the final CDC result. However, the higher the decimation rate,
the lower the output rate per stage, thus, a trade-off is possible
between a noise-free signal and speed of sampling.
CAPACITANCE SENSOR OFFSET CONTROL
There are two programmable DACs on board the AD7142 to
null any capacitance sensor offsets. These offsets are associated
with printed circuit board capacitance or capacitance due to any
other source, such as connectors. In Figure 22, CIN is the
capacitance of the input sensors, and CBULK is the capacitance
between layers of the sensor PCB. CBULK can be offset using the
on-board DACs.
CIN
CBULK
CAPACITIVE SENSOR
05702-054
SENSOR BOARD
16-BIT
_ CDC
NEG_AFE_OFFSET_SWAP BIT
SRC
Do not use this setting.
PLASTIC OVERLAY
+
05702-011
The decimation rate, or oversampling ratio, is determined by
Bits[9:8] of the control register, as listed in Table 9.
Decimation Rate
256
128
POS_AFE_OFFSET
POS_AFE_OFFSET_SWAP BIT
OVERSAMPLING THE CDC OUTPUT
Decimation Bit Value
00
01
101
111
7
CONVERSION SEQUENCER
The AD7142 has an on-chip sequencer to implement conversion
control for the input channels. Up to 12 conversion stages can
be performed in one sequence. Each of the 12 conversion stages
can measure the input from a different sensor. By using the
Bank 2 registers, each stage can be uniquely configured to support
multiple capacitance sensor interface requirements. For example,
a slider sensor can be assigned to STAGE1 through STAGE8,
with a button sensor assigned to STAGE0.
The AD7142 on-chip sequence controller provides conversion
control beginning with STAGE0. Figure 24 shows a block diagram
of the CDC conversion stages and CIN inputs. A conversion
sequence is defined as a sequence of CDC conversions starting
at STAGE0 and ending at the stage determined by the value
programmed in the SEQUENCE_STAGE_NUM register. Depending on the number and type of capacitance sensors that are
used, not all conversion stages are required. Use the SEQUENCE_
STAGE_NUM register to set the number of conversions in one
sequence, depending on the sensor interface requirements. For
example, this register would be set to 5 if the CIN inputs were
mapped to only six stages. In addition, set the STAGE_CAL_EN
registers according to the number of stages that are used.
Figure 22. Capacitances Around the Sensor PCB
A simplified block diagram in Figure 23 shows how to apply the
STAGE_OFFSET registers to null the offsets. The 7-bit
POS_AFE_OFFSET and NEG_AFE_OFFSET registers program
the offset DAC to provide 0.16 pF resolution offset adjustment
over a range of ±20 pF. Apply the positive and negative offsets
to either the positive or the negative CDC input using the
NEG_AFE_OFFSET register and POS_AFE_OFFSET register.
This process is only required once during the initial capacitance
sensor characterization.
Rev. B | Page 15 of 70
AD7142
Data Sheet
this process is available from Analog Devices free of charge, on
signing a software license. Scroll wheels also require eight stages.
STAGE11
STAGE10
STAGE9
STAGE8
STAGE7
STAGE6
STAGE5
STAGE4
STAGE3
STAGE2
STAGE1
STAGE0
The 8-way switch is made from two pairs of differential buttons.
It, therefore, requires two conversion stages, one for each of the
differential button pairs. It also requires a stage to measure
whether the sensor is active. The buttons are orientated so that
one pair makes up the top and bottom portions of the 8-way
switch; the other pair makes up the left and right portions of the
8-way switch.
CIN0
CIN1
CIN2
The time required for one complete measurement for all 12 stages
by the CDC is defined as the CDC conversion sequence time. The
SEQUENCE_STAGE_NUM register and DECIMATION register
determine the conversion time as listed in Table 10.
UE
NC
E
CO
NV
ER
SI O
CIN10
CIN1 1
CIN12
CIN13
Table 10. CDC Conversion Times for Full Power Mode
05702-012
Figure 24. CDC Conversion Stages
The number of required conversion stages depends completely
on the number of sensors attached to the AD7142. Figure 25
shows how many conversion stages are required for each sensor,
and how many inputs each sensor requires to the AD7142.
AD7142 SEQUENCER
8-ELEMENT SLIDER
STAGEX
+
CDC
–
STAGEX
+
CDC
–
STAGEX
+
CDC
–
BUTTONS
STAGEX
S1
STAGEX
+
CDC
–
+
–
S2
STAGEX
+
CDC
–
STAGEX
+
CDC
–
AD7142 SEQUENCER
CDC
For example, operating with a decimation rate of 128, if the
SEQUENCE_STAGE_NUM register is set to 5 for the
conversion of six stages in a sequence, the conversion sequence
time is 9.216 ms.
STAGEX
+
CDC
–
S3
SRC
Full Power Mode CDC Conversion Sequence Time
The full power mode CDC conversion sequence time for all 12
stages is set by configuring the SEQUENCE_STAGE_NUM
register, and DECIMATION register as outlined in Table 10.
STAGEX
+
CDC
–
STAGEX
+
CDC
–
05702-014
SRC
SEQUENCE_STAGE_NUM
0
1
2
3
4
5
6
7
8
9
10
11
Conversion Time (ms)
DECIMATION = DECIMATION =
128
256
1.536
3.072
3.072
6.144
4.608
9.216
6.144
12.288
7.68
15.36
9.216
18.432
10.752
21.504
12.288
24.576
13.824
27.648
15.36
30.72
16.896
33.792
18.432
36.864
Figure 25. Sequencer Setup for Sensors
A button sensor generally requires one sequencer stage; however,
it is possible to configure two button sensors to operate differentially. Only one button from the pair can be activated at a
time; pressing both buttons together results in neither button
being activated. This configuration requires one conversion
stage, and is shown in Figure 25, B2 and B3.
Figure 26 shows a simplified timing diagram of the full power
CDC conversion time. The full power mode CDC conversion
time, tCONV_FP, is set using Table 10.
tCONV_FP
CDC
CONVERSION
A scroll bar or slider sensor requires eight stages. The result
from each stage is used by the host software to determine the
user’s position on the scroll bar. The algorithm that performs
Rev. B | Page 16 of 70
CONVERSION
SEQUENCE N
CONVERSION
SEQUENCE N+1
CONVERSION
SEQUENCE N+2
NOTES
1. tCONV_FP = VALUE SET FROM TABLE 10.
Figure 26. Full Power Mode CDC Conversion Sequence Time
05702-015
CIN8
CIN9
Σ-∆
16-BIT
ADC
EQ
CIN6
CIN7
NS
CIN5
CDC CONVERSION SEQUENCE TIME
SWITCH MATRIX
CIN3
CIN4
Data Sheet
AD7142
tCONV_FP
The frequency of each CDC conversion operating in the low
power automatic wake-up mode is controlled by using the
LP_CONV_DELAY register located at Address 0x000[3:2], in
addition to the registers listed in Table 10. This feature provides
some flexibility for optimizing the conversion time to meet
system requirements vs. AD7142 power consumption.
For example, maximum power savings is achieved when the
LP_CONV_DELAY register is set to 3. With a setting of 3, the
AD7142 automatically wakes up, performing a conversion
every 800 ms.
Table 11. LP_CONV_DELAY Settings
LP_CONV_DELAY Bits
00
01
10
11
Delay Between Conversions
200 ms
400 ms
600 ms
800 ms
CDC
CONVERSION
CONVERSION
SEQUENCE N
LP_CONV_DELAY
CONVERSION
SEQUENCE N+1
05702-016
tCONV_LP
Low Power Mode CDC Conversion Sequence Time with
Delay
Figure 27. Low Power Mode CDC Conversion Sequence Time
CDC CONVERSION RESULTS
Certain high resolution sensors require the host to read back
the CDC conversion results for processing. The registers
required for host processing are located in the Bank 3 registers.
The host processes the data readback from these registers using
a software algorithm, to determine position information.
In addition to the results registers in the Bank 3 registers, the
AD7142 provides the 16-bit CDC output data directly, starting
at Address 0x00B of Bank 1. Reading back the CDC 16-bit
conversion data register allows for customer-specific application
data processing.
Figure 27 shows a simplified timing example of the low power
CDC conversion time. As shown, the low power CDC
conversion time is set by tCONV_FP and the
LP_CONV_DELAY register.
Rev. B | Page 17 of 70
AD7142
Data Sheet
NONCONTACT PROXIMITY DETECTION
The AD7142 internal signal processing continuously monitors
all capacitance sensors for noncontact proximity detection. This
feature provides the ability to detect when a user is approaching
a sensor, at which time all internal calibration is immediately
disabled and the AD7142 is automatically configured to detect a
valid contact.
The proximity control register bits are described in Table 12.
The FP_PROXIMITY_CNT register bits and
LP_PROXIMITY_CNT register bits control the length of the
calibration disable period after the user leaves the sensor and
proximity is no longer active, in full and low power modes. The
calibration is disabled during this time and enabled again at the
end of this period provided that the user is no longer
approaching, or in contact with, the sensor. Figure 28 and
Figure 29 show examples of how these registers are used to set
the full and low power mode calibration disable periods.
determined by PROXIMITY_RECAL_LVL, for a set period of
time known as the recalibration timeout. In full power mode, the
recalibration timeout is controlled by FP_PROXIMITY_RECAL,
and in low power mode, by LP_PROXIMITY_RECAL.
Recalibration timeout in full power mode =
FP_PROXIMITY_RECAL × Time taken for one conversion
sequence in full power mode
Recalibration timeout in low power mode =
LP_PROXIMITY_RECAL × Time taken for one conversion
sequence in low power mode
Calibration disable period in low power mode =
LP_PROXIMITY_CNT × 4 × Time taken for one conversion
sequence in low power mode
Figure 30 and Figure 31 show examples of how the
FP_PROXIMITY_RECAL and LP_PROXIMITY_RECAL
register bits control the timeout period before a recalibration,
operating in the full and low power modes. These figures show a
user approaching a sensor followed by the user leaving the sensor
and the proximity detection remains active after the user leaves the
sensor. The measured CDC value exceeds the stored ambient value
by the amount set in the PROXIMITY_RECAL_LVL bits, for the
entire timeout period. The sensor is automatically recalibrated
at the end of the timeout period. The forced recalibration takes
two interrupt cycles, therefore, do not set it again during this
interval.
RECALIBRATION
PROXIMITY SENSITIVITY
In certain situations, the proximity flag can be set for a long
period, for example when a user hovers over a sensor for a long
time. The environmental calibration on the AD7142 is
suspended when proximity is detected, but changes may occur
to the ambient capacitance level during the proximity event.
This means the ambient value stored on the AD7142 no longer
represents the actual ambient value. In this case, even when the
user has left the sensor, the proximity flag may still be set. This
situation could occur if the user interaction creates some
moisture on the sensor causing the new sensor ambient value to
be different from the expected value. In this situation, the
AD7142 automatically forces a recalibration internally. This
ensures that the ambient values are recalibrated regardless of
how long the user hovers over a sensor. A recalibration ensures
maximum AD7142 sensor performance.
The fast filter in Figure 32 is used to detect when someone is
close to the sensor (proximity). Two conditions set the internal
proximity detection signal using Comparator 1 and
Comparator 2. Comparator 1 detects when a user is
approaching a sensor. The PROXIMITY_DETECTION_RATE
register controls the sensitivity of Comparator 1. For example, if
PROXIMITY_DETECTION_RATE is set to 4, the Proximity 1
signal is set when the absolute difference between WORD1 and
WORD3 exceeds four LSB codes. Comparator 2 detects when a
user hovers over a sensor or approaches a sensor very slowly.
The PROXIMITY_RECAL_LVL register (Address 0x003)
controls the sensitivity of Comparator 2. For example, if
PROXIMITY_RECAL_LVL is set to 75, the Proximity 2 signal
is set when the absolute difference between the fast filter
average value and the ambient value exceeds 75 LSB codes.
Calibration disable period in full power mode =
FP_PROXIMITY_CNT × 16 × Time taken for one conversion
sequence in full power mode
The AD7142 recalibrates automatically when the measured
CDC value exceeds the stored ambient value by an amount
Table 12. Proximity Control Registers (See Figure 32)
Register
FP_PROXIMITY_CNT
LP_PROXIMITY_CNT
FP_PROXIMITY_RECAL
LP_PROXIMITY_RECAL
PROXIMITY_RECAL_LVL
PROXIMITY_DETECTION_RATE
Length
4 bits
4 bits
8 bits
6 bits
8 bits
6 bits
Register Address
0x002 [7:4]
0x002 [11:8]
0x004 [9:0]
0x004 [15:10]
0x003 [13:8]
0x003 [7:0]
Description
Calibration disable time in full power mode
Calibration disable time in low power mode
Full power mode proximity recalibration time
Low power mode proximity recalibration time
Proximity recalibration level
Proximity detection rate
Rev. B | Page 18 of 70
Data Sheet
AD7142
USER APPROACHES
SENSOR HERE
USER LEAVES SENSOR
AREA HERE
tCONV_FP
1 2 3 4 5 6 7 8 9 10 11 1213 14 15 16
CDC CONVERSION SEQUENCE
(INTERNAL)
tCALDIS
CALIBRATION
(INTERNAL)
CALIBRATION DISABLED
CALIBRATION ENABLED
05702-017
PROXIMITY DETECTION
(INTERNAL)
Figure 28. Full Power Mode Proximity Detection Example with FP_PROXIMITY_CNT = 1
USER LEAVES
SENSOR
AREA HERE
USER
APPROACHES
SENSOR HERE
tCONV_LP
1 2 3 4 5 6 7 8 9 10 11 1213 14 15 16 1718 19 20 21 22 23 24
CDC CONVERSION SEQUENCE
(INTERNAL)
tCALDIS
PROXIMITY DETECTION
(INTERNAL)
CALIBRATION
(INTERNAL)
CALIBRATION ENABLED
CALIBRATION DISABLED
05702-018
NOTES
1. SEQUENCE CONVERSION TIME tCONV_LP = tCONV_FP + LP_CONV_DELAY
2. PROXIMITY IS SET WHEN USER APPROACHES THE SENSOR AT WHICH TIME THE INTERNAL CALIBRATION IS DISABLED.
3. tCALDIS = (tCONV_LP × LP_PROXIMITY_CNT × 4)
Figure 29. Low Power Mode Proximity Detection with LP_PROXIMITY_CNT = 4
USER APPROACHES
SENSOR HERE
MEASURED CDC VALUE > STORED AMBIENT
BY PROXIMITY_RECAL _LVL
USER LEAVES SENSOR
AREA HERE
CDC CONVERSION SEQUENCE
(INTERNAL)
16
tRECAL
70
30
tCONV_FP
tCALDIS
PROXIMITY DETECTION
(INTERNAL)
CALIBRATION
(INTERNAL)
CALIBRATION DISABLED
RECALIBRATION TIME-OUT
CALIBRATION ENABLED
tRECAL_TIMEOUT
05702-019
RECALIBRATION COUNTER
(INTERNAL)
NOTES
1. SEQUENCE CONVERSION TIME tCONV_FP DETERMINED FROM TABLE 10
2. tCALDIS = tCONV_FP × FP_PROXIMITY_CNT ×16
3. tRECAL_TIMEOUT = tCONV_FP × FP_PROXIMITY_RECAL
4. tRECAL = 2 × tCONV_FP
Figure 30. Full Power Mode Proximity Detection with Forced Recalibration Example with FP_PROXIMITY_CNT = 1 and FP_PROXIMITY_RECAL = 40
Rev. B | Page 19 of 70
AD7142
Data Sheet
USER APPROACHES
SENSOR HERE
tRECAL
USER LEAVES SENSOR
AREA HERE
PROXIMITY DETECTION
(INTERNAL)
CALIBRATION
(INTERNAL)
16
30
70
tCONV_LP
tCALDIS
CALIBRATION DISABLED
RECALIBRATION TIME-OUT
CALIBRATION ENABLED
tRECAL_TIMEOUT
RECALIBRATION
(INTERNAL)
NOTES
1. SEQUENCE CONVERSION TIME tCONV_LP = tCONV_FP + LP_CONV_DELAY
2. tCALDIS = tCONV_LP × LP_PROXIMITY_CNT × 4
3. tRECAL_TIMEOUT = tCONV_FP × LP_PROXIMITY_RECAL
4. tRECAL = 2 × tCONV_LP
Figure 31. Low Power Mode Proximity Detection with Forced Recalibration Example with LP_PROXIMITY_CNT = 4 and LP_PROXIMITY_RECAL = 40
Rev. B | Page 20 of 70
05702-020
CDC CONVERSION SEQUENCE
(INTERNAL)
MEASURED CDC VALUE > STORED AMBIENT
BY PROXIMITY_RECAL _LVL
Data Sheet
AD7142
FF_SKIP_CNT
The proximity detection fast FIFO is used by the on-chip logic
to determine if proximity is detected. The fast FIFO expects to
receive samples from the converter at a set rate. FF_SKIP_CNT
is used to normalize the frequency of the samples going into the
FIFO, regardless of how many conversion stages are in a
sequence. In Register 0x02, Bits[3:0] are the fast filter skip
control, FF_SKIP_CNT. This value determines which CDC
samples are not used (skipped) in the proximity detection fast
FIFO.
Determining the FF_SKIP_CNT value is required only once
during the initial setup of the capacitance sensor interface.
Table 13 shows how FF_SKIP_CNT controls the update rate to
the fast FIFO. Recommended value for this setting when using
all 12 conversion stages on the AD7142 is FF_SKIP_CNT =
0000 = no samples skipped.
Table 13. FF_SKIP_CNT Settings
FF_SKIP_CNT
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
DECIMATION = 128
1.536 × (SEQUENCE_STAGE_NUM + 1) ms
3.072 × (SEQUENCE_STAGE_NUM + 1) ms
4.608 × (SEQUENCE_STAGE_NUM + 1) ms
6.144 × (SEQUENCE_STAGE_NUM + 1) ms
7.68 × (SEQUENCE_STAGE_NUM + 1) ms
9.216 × (SEQUENCE_STAGE_NUM + 1) ms
10.752 × (SEQUENCE_STAGE_NUM + 1) ms
12.288 × (SEQUENCE_STAGE_NUM + 1) ms
13.824 × (SEQUENCE_STAGE_NUM + 1) ms
15.36 × (SEQUENCE_STAGE_NUM + 1) ms
16.896 × (SEQUENCE_STAGE_NUM + 1) ms
18.432 × (SEQUENCE_STAGE_NUM + 1) ms
19.968 × (SEQUENCE_STAGE_NUM + 1) ms
21.504 × (SEQUENCE_STAGE_NUM + 1) ms
23.04 × (SEQUENCE_STAGE_NUM + 1) ms
24.576 × (SEQUENCE_STAGE_NUM + 1) ms
FAST FIFO Update Rate
DECIMATION = 256
3.072 × (SEQUENCE_STAGE_NUM + 1) ms
6.144 × (SEQUENCE_STAGE_NUM + 1) ms
9.216 × (SEQUENCE_STAGE_NUM + 1) ms
12.288 × (SEQUENCE_STAGE_NUM + 1) ms
15.36 × (SEQUENCE_STAGE_NUM + 1) ms
18.432 × (SEQUENCE_STAGE_NUM + 1) ms
21.504 × (SEQUENCE_STAGE_NUM + 1) ms
24.576 × (SEQUENCE_STAGE_NUM + 1) ms
27.648 × (SEQUENCE_STAGE_NUM + 1) ms
30.72 × (SEQUENCE_STAGE_NUM + 1) ms
33.792 × (SEQUENCE_STAGE_NUM + 1) ms
36.864 × (SEQUENCE_STAGE_NUM + 1) ms
39.936 × (SEQUENCE_STAGE_NUM + 1) ms
43.008 × (SEQUENCE_STAGE_NUM + 1) ms
46.08 × (SEQUENCE_STAGE_NUM + 1) ms
49.152 × (SEQUENCE_STAGE_NUM + 1) ms
Rev. B | Page 21 of 70
AD7142
CDC
Data Sheet
16
FP_PROXIMITY_CNT
REGISTER 0x002
STAGE_FF_WORD0
COMPARATOR 1
STAGE_FF_WORD1
PROXIMITY
PROXIMITY 1
WORD0 – WORD3
STAGE_FF_WORD2
LP_PROXIMITY_CNT
REGISTER 0X002
PROXIMITY TIMING
CONTROL LOGIC
STAGE_FF_WORD3
STAGE_FF_WORD4
STAGE_FF_WORD5
PROXIMITY_DETECTION_RATE
REGISTER 0x003
STAGE_FF_WORD6
FP_PROXIMITY_RECAL
REGISTER 0x004
PROXIMITY 2
STAGE_FF_WORD7
BANK 3 REGISTERS
7
WORD(N)
Σ
N=0
8
STAGE_FF_AVG
BANK 3 REGISTERS
STAGE_FF_WORDX
COMPARATOR 2
SW1
PROXIMITY_RECAL_LVL
REGISTER 0x003
COMPARATOR 2
WORD0 – WORD3
STAGE_SF_WORD0
STAGE_SF_WORD1
STAGE_SF_WORD2
SLOW_FILTER_UPDATE_LVL
REGISTER 0x003
STAGE_SF_WORD3
STAGE_SF_WORD4
STAGE_SF_AMBIENT
BANK 3 REGISTERS
CDC OUTPUT CODE
AVERAGE – AMBIENT
PROXIMITY
SLOW_FILTER_EN
LP_PROXIMITY_RECAL
REGISTER 0X004
AMBIENT VALUE
STAGE_SF_WORDX
SENSOR
CONTACT
TIME
STAGE_SF_WORD5
STAGE_SF_WORD6
STAGE_SF_WORD7
NOTES
1. SLOW FILTER EN IS SET AND SW1 IS CLOSED WHEN |STAGE_SF_WORD 0–STAGE_SF_WORD 1| EXCEEDS THE VALUE PROGRAMMED IN THE SLOW_FILTER_UPDATE_LVL REGISTER
PROVIDING PROXIMITY IS NOT SET.
2. PROXIMITY 1 IS SET WHEN |STAGE_FF_WORD 0– STAGE_FF_WORD 3| EXCEEDS THE VALUE PROGRAMMED IN THE PROXIMITY_DETECTION_RATE REGISTER.
3. PROXIMITY 2 IS SET WHEN |AVERAGE–AMBIENT| EXCEEDS THE VALUE PROGRAMMED IN THE PROXIMITY_RECAL_LVL REGISTER.
4. DESCRIPTION OF COMPARATOR FUNCTIONS:
COMPARATOR 1: USED TO DETECT WHEN A USER IS APPROACHING OR LEAVING A SENSOR.
COMPARATOR 2: USED TO DETECT WHEN A USER IS HOVERING OVER A SENSOR, OR APPROACHING A SENSOR VERY SLOWLY.
ALSO USED TO DETECT IF THE SENSOR AMBIENT LEVEL HAS CHANGED AS A RESULT OF THE USER INTERACTION.
FOR EXAMPLE, HUMIDITY OR DIRT LEFT BEHIND ON SENSOR.
COMPARATOR 3: USED TO ENABLE THE SLOW FILTER UPDATE RATE. THE SLOW FILTER IS UPDATED WHEN SLOW FILTER EN IS SET AND PROXIMITY IS NOT SET.
Figure 32. AD7142 Proximity Detection and Environmental Calibration
Rev. B | Page 22 of 70
05702-021
BANK 3 REGISTERS
Data Sheet
AD7142
ENVIRONMENTAL CALIBRATION
The ambient compensation control registers give the host access
to general setup and controls for the compensation algorithm.
The RAM stores the compensation data for each conversion
stage, as well as setup information specific to each stage.
Figure 33 shows an example of an ideal capacitance sensor
behavior where the CDC ambient level remains constant
regardless of the environmental conditions. The CDC output
shown is for a pair of differential button sensors, where one
sensor caused an increase, and the other a decrease in measured
capacitance when activated. The positive and negative sensor
threshold levels are calculated as a percentage of the
STAGE_OFFSET_HIGH and STAGE_OFFSET_LOW values
based on the threshold sensitivity settings and the ambient
value. These values are sufficient to detect a sensor contact,
resulting with the AD7142 asserting the INT output when the
threshold levels are exceeded.
SENSOR 1 INT
ASSERTED
CDC OUTPUT CODES
STAGE_HIGH_THRESHOLD
CDC AMBIENT VALUE
STAGE_LOW_THRESHOLD
t
CHANGING ENVIRONMENTAL CONDITIONS
05702-022
SENSOR 2 INT
ASSERTED
Figure 34 shows the typical behavior of a capacitance sensor
with no applied calibration. This figure shows ambient levels
drifting over time as environmental conditions change. The
ambient level drift has resulted in the detection of a missed user
contact on Sensor 2. This is a result of the initial low offset level
remaining constant when the ambient levels drifted upward
beyond the detection range.
The Capacitance Sensor Behavior with Calibration section
describes how the AD7142 adaptive calibration algorithm
prevents errors such as this from occurring.
SENSOR 1 INT
ASSERTED
STAGE_HIGH_THRESHOLD
CDC AMBIENT
VALUE DRIFTING
STAGE_LOW_THRESHOLD
SENSOR 2 INT
NOT ASSERTED
t
CHANGING ENVIRONMENTAL CONDITIONS
Figure 34. Typical Sensor Behavior Without Calibration Applied
CAPACITANCE SENSOR BEHAVIOR WITH
CALIBRATION
The AD7142 on-chip adaptive calibration algorithm prevents
sensor detection errors such as the one shown in Figure 34. This
is achieved by monitoring the CDC ambient levels and
readjusting the initial STAGE_OFFSET_HIGH and
STAGE_OFFSET_LOW values according to the amount of
ambient drift measured on each sensor. The internal
STAGE_HIGH_THRESHOLD and STAGE_LOW_THRESHOLD
values described in Equation 1 and Equation 2 are automatically
updated based on the new STAGE_OFFSET_HIGH and
STAGE_OFFSET_LOW values. This closed-loop routine
ensures the reliability and repeatable operation of every sensor
connected to the AD7142 under dynamic environmental
conditions. Figure 35 shows a simplified example of how the
AD7142 applies the adaptive calibration process resulting in no
interrupt errors under changing CDC ambient levels due to
environmental conditions.
Figure 33. Ideal Sensor Behavior with a Constant Ambient Level
Rev. B | Page 23 of 70
05702-023
The compensation logic runs automatically on every conversion
after configuration when the AD7142 is not being touched. This
allows the AD7142 to account for rapidly changing environmental conditions.
CAPACITANCE SENSOR BEHAVIOR WITHOUT
CALIBRATION
CDC OUTPUT CODES
The AD7142 provides on-chip capacitance sensor calibration to
automatically adjust for environmental conditions that have an
effect on the capacitance sensor ambient levels. Capacitance
sensor output levels are sensitive to temperature, humidity, and
in some cases, dirt. The AD7142 achieves optimal and reliable
sensor performance by continuously monitoring the CDC
ambient levels and correcting for any changes by adjusting the
STAGE_HIGH_THRESHOLD and STAGE_LOW_ THRESHOLD
register values, as described in Equation 1 and Equation 2. The
CDC ambient level is defined as the capacitance sensor output
level during periods when the user is not approaching or in
contact with the sensor.
AD7142
Data Sheet
SENSOR 1 INT
ASSERTED
3
STAGE_HIGH_THRESHOLD
(POST CALIBRATED
REGISTER VALUE)
2
1
CDC OUTPUT CODES
capacitance value tracks the measured capacitance value read by
the converter.
Slow FIFO update rate in full power mode = AVG_FP_SKIP ×
[(3 × Decimation Rate) × (SEQUENCE_STAGE_NUM +1) ×
(FF_SKIP_CNT +1) × 4 × 10-7]
CDC AMBIENT
VALUE DRIFTING
Slow FIFO update rate in low power mode = (AVG_LP_SKIP +1) ×
[(3 × Decimation Rate) × (SEQUENCE_STAGE_NUM +1) ×
(FF_SKIP_CNT +1) × 4 × 10-7] / [(FF_SKIP_CNT +1) +
LP_CONV_DELAY]
6
5
STAGE_LOW_THRESHOLD
(POST CALIBRATED
REGISTER VALUE)
4
SENSOR 2 INT
ASSERTED
CHANGING ENVIRONMENTAL CONDITIONS
The slow FIFO is used by the on-chip logic to track the ambient
capacitance value. The slow FIFO expects to receive samples
from the converter at a rate of 33 ms to 40 ms. AVG_FP_SKIP
and AVG_LP_SKIP are used to normalize the frequency of the
samples going into the FIFO, regardless of how many
conversion stages are in a sequence.
t
05702-024
NOTES
1. INITIAL STAGE_OFFSET_HIGH REGISTER VALUE
2. POST CALIBRATED REGISTER STAGE_HIGH_THRESHOLD
3. POST CALIBRATED REGISTER STAGE_HIGH_THRESHOLD
4. INITIAL STAGE_LOW_THRESHOLD
5. POST CALIBRATED REGISTER STAGE_LOW_THRESHOLD
6. POST CALIBRATED REGISTER STAGE_LOW_THRESHOLD
Determining the AVG_FP_SKIP and AVG_LP_SKIP value is
only required once during the initial setup of the capacitance
sensor interface. Recommended values for these settings when
using all 12 conversion stages on the AD7142 are:
Figure 35. Typical Sensor Behavior with Calibration Applied on the Data Path
SLOW FIFO
AVG_FP_SKIP = 00 = skip 3 samples
AVG_LP_SKIP = 00 = skip 0 samples
As shown in Figure 32, there are a number of FIFOs
implemented on the AD7142. These FIFOs are located in
Bank 3 of the on-chip memory. The slow FIFOs are used by the
on-chip logic to monitor the ambient capacitance level from
each sensor.
SLOW_FILTER_UPDATE_LVL
The SLOW_FILTER_UPDATE_LVL controls whether the most
recent CDC measurement goes into the Slow FIFO (slow filter)
or not. The slow filter is updated when the difference between
the current CDC value and last value pushed into the slow FIFO
> SLOW_FILTER_UPDATE_LVL. This variable is in Ambient
Control Register 1, at Address 0x003.
AVG_FP_SKIP and AVG_LP_SKIP
In Register 0x001, Bits[13:12] are the slow FIFO skip control for
full power mode, AVG_FP_SKIP. Bits[15:14] in the same
register are the slow FIFO skip control for low power mode,
AVG_LP_SKIP. These values determine which CDC samples
are not used (skipped) in the slow FIFO. Changing theses values
slows down or speeds up the rate at which the ambient
 STAGE _ OFFSET


4
STAGE _ HIGH _ THRESHOLD  STAGE _ SF _ AMBIENT
_ HIGH

  STAGE _ OFFSET


 


STAGE _ OFFSET _ HIGH
_ HIGH 
4
16


   POS _ THRESHOLD



_ SENSITIVIT Y
Equation 1. On-Chip Logic Stage High Threshold Calculation
STAGE _ LOW _ THRESHOLD  STAGE _ SF _ AMBIENT
 STAGE


_ OFFSET _ LOW
4

  STAGE
 




_ OFFSET _ LOW 
STAGE _ OFFSET _ LOW
4
16
Equation 2. On-Chip Logic Stage Low Threshold Calculation
Rev. B | Page 24 of 70


   NEG _ THRESHOLD



_ SENSITIVIT Y
Data Sheet
AD7142
ADAPTIVE THRESHOLD AND SENSITIVITY
a large average maximum or minimum value, and a small finger
gives smaller values. When the average maximum or minimum
value changes, the threshold levels are rescaled to ensure that
the threshold levels are appropriate for the current user. Figure 37
shows how the minimum and maximum sensor responses are
tracked by the on-chip logic.
The AD7142 provides an on-chip self-learning adaptive
threshold and sensitivity algorithm. This algorithm continuously monitors the output levels of each sensor and automatically
rescales the threshold levels proportionally to the sensor area
covered by the user. As a result, the AD7142 maintains optimal
threshold and sensitivity levels for all types of users regardless
of their finger sizes.
Reference A in Figure 36 shows an undersensitive threshold
level for a small finger user, demonstrating the disadvantages of
a fixed threshold level.
The threshold level is always referenced from the ambient level
and is defined as the CDC converter output level that must be
exceeded for a valid sensor contact. The sensitivity level is
defined as how sensitive the sensor is before a valid contact
is registered.
Figure 36 provides an example of how the adaptive threshold and
sensitivity algorithm works. The positive and negative sensor
threshold levels are calculated as a percentage of the STAGE_
OFFSET_HIGH and STAGE_OFFSET_LOW values based on
the threshold sensitivity settings and the ambient value. On
configuration, initial estimates are supplied for both
STAGE_OFFSET_HIGH and STAGE_OFFSET_LOW after
which the calibration engine automatically adjusts the
STAGE_HIGH_THRESHOLD and STAGE_LOW_
THRESHOLD values for sensor response.
The AD7142 tracks the average maximum and minimum values
measured from each sensor. These values give an indication of
how the user is interacting with the sensor. A large finger gives
By enabling the adaptive threshold and sensitivity algorithm,
the positive and negative threshold levels are determined by the
POS_THRESHOLD_SENSITIVITY and NEG_THRESHOLD_
SENSITIVITY register values and the most recent average
maximum sensor output value. These registers can be used to
select 16 different positive and negative sensitivity levels
ranging between 25% and 95.32% of the most recent average
maximum output level referenced from the ambient value. The
smaller the sensitivity percentage setting, the easier it is to
trigger a sensor activation. Reference B shows that the positive
adaptive threshold level is set at almost mid-sensitivity with a
62.51% threshold level by setting POS_THRESHOLD_
SENSITIVITY = 1000. Figure 36 also provides a similar
example for the negative threshold level with NEG_
THRESHOLD_SENSITIVITY = 0001.
AVERAGE MAX VALUE
STAGE_OFFSET_HIGH
IS UPDATED
AVERAGE MAX VALUE
A
STAGE_OFFSET_HIGH
62.51% = POS ADAPTIVE
THRESHOLD LEVEL
95.32%
STAGE_OFFSET_HIGH
IS UPDATED HERE
62.51% = POS
ADAPTIVE
THRESHOLD LEVEL
25%
25%
B
AMBIENT LEVEL
25%
NEG ADAPTIVE THRESHOLD LEVEL = 39.08%
STAGE_OFFSET_LOW
IS UPDATED HERE
STAGE_OFFSET_LOW
25%
NEG ADAPTIVE THRESHOLD LEVEL = 39.08%
95.32%
STAGE_OFFSET_LOW
IS UPDATED HERE
95.32%
SENSOR CONTACTED
BY LARGE FINGER
SENSOR CONTACTED
BY SMALL FINGER
Figure 36. Threshold Sensitivity Example with POS_THRESHOLD_SENSITIVITY = 1000 and NEG_THRESHOLD_SENSITIVITY = 0011
Rev. B | Page 25 of 70
05702-025
CDC OUTPUT CODES
95.32%
AD7142
Data Sheet
STAGE_MAX_WORD0
STAGE_MAX_WORD1
STAGE_MAX_WORD2
BANK 3
REGISTERS
STAGE_MAX_WORD3
Σ-∆
16-BIT
CDC
16
MAX LEVEL
DETECTION
LOGIC
STAGE_MAX_AVG
BANK 3 REGISTERS
STAGE_MAX_TEMP
BANK 3 REGISTERS
STAGE_HIGH_THRESHOLD
BANK 3 REGISTERS
STAGE_MIN_WORD0
STAGE_MIN_WORD1
STAGE_MIN_WORD2
BANK 3
REGISTERS
STAGE_MIN_WORD3
MIN LEVEL
DETECTION
LOGIC
STAGE_MIN_AVG
BANK 3 REGISTER3
STAGE_LOW_THRESHOLD
BANK 3 REGISTERS
05702-062
STAGE_MIN_TEMP
BANK 3 REGISTERS
Figure 37. Tracking the Minimum and Maximum Average Sensor Values
Table 14. Additional Information about Environmental Calibration and Adaptive Threshold Registers
Register
NEG_THRESHOLD_SENSITIVITY
NEG_PEAK_DETECT
Register
Location
Bank 2
Bank 2
POS_THRESHOLD_SENSITIVITY
POS_PEAK_DETECT
Bank 2
Bank 2
STAGE_OFFSET_LOW
Bank 2
STAGE_OFFSET_HIGH
Bank 2
STAGE_OFFSET_HIGH_CLAMP
Bank 2
STAGE_OFFSET_LOW_CLAMP
Bank 2
STAGE_SF_AMBIENT
Bank 3
STAGE_HIGH_THRESHOLD
STAGE_LOW_THRESHOLD
Bank 3
Bank 3
Description
Used in Equation 2. This value is programmed once at start up.
Used by internal adaptive threshold logic only.
The NEG_PEAK_DETECT is set to a percentage of the difference between the ambient
CDC value, and the min average CDC value. If the output of the CDC gets within the
NEG_PEAK_DETECT percentage of the min average, only then is the min average value
updated.
Used in Equation 1. This value is programmed once at start up.
Used by internal adaptive threshold logic only.
The POS_PEAK_DETECT is set to a percentage of the difference between the ambient
CDC value, and the max average CDC value. If the output of the CDC gets within the
POS_PEAK_DETECT percentage of the min average, only then is the max average value
updated.
Used in Equation 2. An initial value (based on sensor characterization) is programmed
into this register at start up. The AD7142 on chip calibration algorithm automatically
updates this register based on the amount of sensor drift due to changing ambient
conditions. Set to 80% of the STAGE_OFFSET_LOW_CLAMP value.
Used in Equation 1. An initial value (based on sensor characterization) is programmed
into this register at start up. The AD7142 on chip calibration algorithm automatically
updates this register based on the amount of sensor drift due to changing ambient
conditions. Set to 80% of the STAGE_OFFSET_HIGH_CLAMP value.
Used by internal environmental calibration and adaptive threshold algorithms only.
An initial value (based on sensor characterization) is programmed into this register at
start up. The value in this register prevents a user from causing a sensor’s output value
to exceed the expected nominal value.
Set to the maximum expected sensor response, maximum change in CDC output code.
Used by internal environmental calibration and adaptive threshold algorithms only.
An initial value (based on sensor characterization) is programmed into this register at
start up. The value in this register prevents a user from causing a sensor’s output value
to exceed the expected nominal value.
Set to the minimum expected sensor response, minimum change in CDC output code.
Used in Equation 1 and Equation 2. This is the ambient sensor output, when the sensor
is not touched, as calculated using the slow FIFO.
Equation 1 value.
Equation 2 value.
Rev. B | Page 26 of 70
Data Sheet
AD7142
INTERRUPT OUTPUT
CDC CONVERSION COMPLETE INTERRUPT
The AD7142 interrupt signal asserts low to indicate the
completion of a conversion stage, and new conversion result
data is available in the registers.
The interrupt can be independently enabled for each conversion
stage. Each conversion stage complete interrupt can be enabled via
the STAGE_COMPLETE_EN register (Address 0x007). This
register has a bit that corresponds to each conversion stage. Setting
this bit to 1 enables the interrupt for that stage. Clearing this bit to 0
disables the conversion complete interrupt for that stage.
In normal operation, the AD7142 interrupt is enabled only for the
last stage in a conversion sequence. For example, if there are five
conversion stages, the conversion complete interrupt for STAGE4 is
enabled. INT only asserts when all five conversion stages are
complete, and the host can read new data from all five result
registers. The interrupt is cleared by reading the STAGE_
COMPLETE_STATUS_INT register located at Address 0x00A.
Register 0x00A is the conversion complete interrupt status register.
Each bit in this register corresponds to a conversion stage. If a
bit is set, it means that the conversion complete interrupt for the
corresponding stage was triggered. This register is cleared on a
read, provided the underlying condition that triggered the
interrupt has gone away.
SENSOR TOUCH INTERRUPT
Use the sensor touch interrupt mode to interrupt the host
processor only when the sensor is activated.
Configuring the AD7142 into this mode results in the interrupt
being asserted when the user makes contact with the sensor and
again when the user lifts off the sensor. The second interrupt is
required to alert the host processor that the user is no longer
contacting the sensor.
The registers located at Address 0x005 and Address 0x006 are
used to enable the interrupt output for each stage. The registers
located at Address 0x008 and Address 0x009 are used to read
back the interrupt status for each stage.
Figure 38 shows the interrupt output timing during contact with
one of the sensors connected to STAGE0 when operating in the
sensor touch interrupt mode. For a low limit configuration, the
interrupt output is asserted as soon as the sensor is contacted and
again after the user has stopped contacting the sensor.
Note: The interrupt output remains low until the host processor
reads back the interrupt status registers located at Address 0x008
and Address 0x009.
The interrupt output is asserted when there is a change in the
threshold status bits. This could indicate that a user is now
touching the sensor(s) for the first time, the number of sensors
being touched has changed, or the user is no longer touching
the sensor(s). Reading the status bits in the interrupt status
register shows the current sensor activations.
CONVERSION
STAGE
STAGE0
2
STAGE1
4
SERIAL
READBACK
INT OUTPUT
NOTES:
1. USER TOUCHING DOWN ON SENSOR
2. ADDRESS 0X008 READ BACK TO CLEAR INTERRUPT
3. USER LIFTING OFF OF SENSOR
4. ADDRESS 0X008 READ BACK TO CLEAR INTERRUPT
Figure 38. Example of Sensor Touch Interrupt
Rev. B | Page 27 of 70
05702-055
The AD7142 has an interrupt output that triggers an interrupt
service routine on the host processor. The INT signal is on
Pin 25, and is an open-drain output. There are three types of
interrupt events on the AD7142: a CDC conversion complete
interrupt, a sensor threshold interrupt, and a GPIO interrupt.
Each interrupt has enable and status registers. The conversion
complete and sensor threshold interrupts can be enabled on a
per conversion stage basis. The status registers indicate what
type of interrupt triggered the INT pin. Status registers are
cleared, and the INT signal is reset high, during a read
operation. The signal returns high as soon as the read address
has been set up.
AD7142
CONVERSIONS
Data Sheet
STAGE0
STAGE1
STAGE2
STAGE3
STAGE4
STAGE5
STAGE6
STAGE7
STAGE8
STAGE9
STAGE10
STAGE11
INT
2
1
3
SERIAL
READS
NOTES
THIS IS AN EXAMPLE OF A CDC CONVERSION COMPLETE INTERRUPT.
THIS TIMING EXAMPLE SHOWS THAT THE INTERRUPT OUTPUT HAS BEEN ENABLED TO BE ASSERTED AT THE END OF A CONVERSION CYCLE FOR
STAGE0, STAGE5, AND STAGE9. THE INTERRUPTS FOR ALL OTHER STAGES HAVE BEEN DISABLED.
STAGEx CONFIGURATION PROGRAMMING NOTES FOR STAGE0, STAGE5, AND STAGE9 (x = 0, 5, 9)
STAGEx_LOW_INT_EN (ADDRESS 0x005) = 0
STAGEx_HIGH_INT_EN (ADDRESS 0x006) = 0
STAGEx_COMPLETE_EN (ADDRESS 0x007) = 1
SERIAL READBACK REQUIREMENTS FOR STAGE0, STAGE5 AND STAGE9. THIS READBACK OPERATION IS REQUIRED TO CLEAR THE INTERRUPT OUTPUT.
1. READ THE STAGE0_COMPLETE_STATUS_INT (ADDRESS 0x00A) REGISTER
2. READ THE STAGE5_COMPLETE_STATUS_INT (ADDRESS 0x00A) REGISTER
3. READ THE STAGE9_COMPLETE_STATUS_INT (ADDRESS 0x00A) REGISTER
05702-026
STAGEx CONFIGURATION PROGRAMMING NOTES FOR STAGE1 THROUGH STAGE8, STAGE10, AND STAGE11 (x = 1, 2, 3, 4, 5, 6, 7, 8, 10, 11)
STAGEx_LOW_INT_EN (ADDRESS 0x005) = 0
STAGEx_HIGH_INT_EN (ADDRESS 0x006) = 0
STAGEx_COMPLETE_EN (ADDRESS 0x007) = 0
Figure 39. Example of Configuring the Registers for End of Conversion Interrupt Setup
CONVERSIONS
STAGE0
STAGE1
STAGE2
STAGE3
STAGE4
STAGE5
STAGE6
STAGE7
STAGE8
STAGE9
STAGE10
STAGE11
INT
1
4
2
SERIAL
READS
NOTES
THIS IS AN EXAMPLE OF A SENSOR THRESHOLD INTERRUPT FOR A CASE WHERE THE LOW THRESHOLD LEVELS WERE EXCEEDED.
FOR EXAMPLE: THE SENSOR CONNECTED TO STAGE0 AND STAGE9 WERE CONTACTED AND THE LOW THRESHOLD LEVELS WERE EXCEEDED RESULTING
IN THE INTERRUPT BEING ASSERTED. THE STAGE6 INTERRUPT WAS NOT ASSERTED BECAUSE THE USER DID NOT CONTACT THE SENSOR CONNECTED TO
STAGE6.
STAGEx CONFIGURATION PROGRAMMING NOTES FOR STAGE1 THROUGH STAGE7, STAGE8, STAGE10, AND STAGE11 (x = 1, 2, 3, 4, 5, 6, 7, 8, 10, 11)
STAGEx_LOW_INT_EN (ADDRESS 0x005) = 0
STAGEx_HIGH_INT_EN (ADDRESS 0x006) = 0
STAGEx_COMPLETE_EN (ADDRESS 0x007) = 0
SERIAL READBACK REQUIREMENTS FOR STAGE0 AND STAGE9. THIS READBACK OPERATION IS REQUIRED TO CLEAR THE INTERRUPT OUTPUT.
1. READ THE STAGE0_LOW_LIMIT_INT (ADDRESS 0x008) REGISTER
2. READ THE STAGE5_LOW_LIMIT_INT (ADDRESS 0x008) REGISTER
Figure 40. Example of Configuring the Registers for Sensor Interrupt Setup
Rev. B | Page 28 of 70
05702-027
STAGEx CONFIGURATION PROGRAMMING NOTES FOR STAGE0, STAGE6, AND STAGE9 (x = 0, 6, 9)
STAGEx_LOW_INT_EN (ADDRESS 0x005) = 1
STAGEx_HIGH_INT_EN (ADDRESS 0x006) = 0
STAGEx_COMPLETE_EN (ADDRESS 0x007) = 0
Data Sheet
AD7142
GPIO INT OUTPUT CONTROL
The INT output signal can be controlled by the GPIO pin when
the GPIO is configured as an input. The GPIO is configured as
an input by setting the GPIO_SETUP bits in the interrupt
configuration register to 01. See the GPIO section for more
information on how to configure the GPIO.
Enable the GPIO interrupt by setting the GPIO_INT_EN bit in
Register 0x007 to 1, or disable the GPIO interrupt by clearing this
bit to 0. The GPIO status bit in the conversion complete interrupt
status register reflects the status of the GPIO interrupt. This bit is
set to 1 when the GPIO has triggered INT. The bit is cleared on
readback from the register, provided the condition that caused
the interrupt has gone away.
The GPIO interrupt can be set to trigger on a rising edge, falling
edge, high level, or low level at the GPIO input pin. Table 15
shows how the settings of the GPIO_INPUT_CONFIG bits in
the interrupt enable register affect the behavior of INT.
Figure 41 to Figure 44 show how the interrupt output is cleared on
a read from the CDC conversion complete interrupt status register.
1
1
SERIAL
READBACK
SERIAL
READBACK
GPIO INPUT HIGH WHEN REGISTER IS READ BACK
GPIO INPUT HIGH WHEN REGISTER IS READ BACK
GPIO
INPUT
GPIO
INPUT
INT
OUTPUT
INT
OUTPUT
GPIO INPUT LOW WHEN REGISTER IS READ BACK
GPIO INPUT LOW WHEN REGISTER IS READ BACK
GPIO
INPUT
INT
OUTPUT
NOTES
1. READ GPIO_STATUS REGISTER TO RESET INT OUTPUT.
NOTES
1. READ GPIO_STATUS REGISTER TO RESET INT OUTPUT.
05702-028
INT
OUTPUT
Figure 42. INT Output Controlled by the GPIO Input Example,
GPIO_SETUP = 01, GPIO_INPUT_CONFIG = 01
Figure 41. INT Output Controlled by the GPIO Input Example,
GPIO_SETUP = 01, GPIO_INPUT_CONFIG = 00
Rev. B | Page 29 of 70
05702-029
GPIO
INPUT
AD7142
Data Sheet
1
1
SERIAL
READBACK
SERIAL
READBACK
GPIO INPUT LOW WHEN REGISTER IS READ BACK
GPIO INPUT LOW WHEN REGISTER IS READ BACK
GPIO
INPUT
GPIO
INPUT
INT
OUTPUT
INT
OUTPUT
GPIO
INPUT
INT
OUTPUT
INT
OUTPUT
05702-030
GPIO
INPUT
NOTES
1. READ GPIO_STATUS REGISTER TO RESET INT OUTPUT.
NOTES
1. READ GPIO_STATUS REGISTER TO RESET INT OUTPUT.
Figure 44. INT Output Controlled by the GPIO Input Example,
GPIO_SETUP = 01, GPIO_INPUT_CONFIG = 11
Figure 43. INT Output Controlled by the GPIO Input Example,
GPIO_SETUP = 01, GPIO_INPUT_CONFIG = 10
Table 15. GPIO Interrupt Behavior
GPIO_INPUT_CONFIG
00 = Negative Level Triggered
00 = Negative Level Triggered
01 = Positive Edge Triggered
01 = Positive Edge Triggered
10 = Negative Edge Triggered
10 = Negative Edge Triggered
11 = Positive Level Triggered
11 = Positive Level Triggered
GPIO Pin
1
0
1
0
1
0
1
0
GPIO_STATUS
0
1
1
0
0
1
1
0
INT
INT Behavior
1
0
0
1
1
0
0
1
Not triggered
Asserted when signal on GPIO pin is low
Pulses low at low-to-high GPIO transition
Not triggered
Pulses low at high-to-low GPIO transition
Not triggered
Asserted when signal on GPIO pin is high
Not triggered
Rev. B | Page 30 of 70
05702-031
GPIO INPUT HIGH WHEN REGISTER IS READ BACK
GPIO INPUT HIGH WHEN REGISTER IS READ BACK
Data Sheet
AD7142
OUTPUTS
EXCITATION SOURCE
GPIO
The excitation source onboard the AD7142 is a square wave
source with a frequency of 250 kHz. This excitation source
forms the electric field between the transmitter and receiver in
the external capacitance sensor PCB. The source is output from
the AD7142 on two pins, the SRC pin and the SRC pin (outputs
an inverted version of the source square wave). The SRC signal
offsets large external sensor capacitances. SRC is not used in the
majority of applications.
The AD7142 has one GPIO pin located at Pin 26. It can be
configured as an input or an output. The GPIO_SETUP
Bits[13:12] in the interrupt enable register determine how the
GPIO pin is configured.
The source output can be disabled from both output pins
separately by writing to the control register bits (Address
0x000[13:12]). Setting Bit 12 in this register to 1 disables the
source output on the SRC pin. Setting Bit 13 in this register to 1
disables the inverted source output on the SRC pin.
CSHIELD OUTPUT
To prevent leakage from the external capacitance sensors, the
sensor traces can be shielded. The AD7142 has a voltage output
that can be used as the potential for any shield traces, CSHIELD.
The CSHIELD voltage is equal to AVDD/2.
The CSHIELD potential is derived from the output of the AD7142
internal amplifier, and is of equal potential to the CIN input
lines. Because the shield is at the same potential as the sensor
traces, no leakage to ground occurs. To eliminate any ringing on
the CSHIELD output, connect a 10 nF capacitor between the
CSHIELD pin and ground. This capacitor is required, whether
CSHIELD is used in the application or not.
For most applications, CSHIELD is not used, and a ground plane is
used instead around the sensors.
Table 16. GPIO_SETUP Bits
GPIO_SETUP
00
01
10
11
GPIO Configuration
GPIO disabled
Input
Output low
Output high
When the GPIO is configured as an output, the voltage level on
the pin is set to either a low level or a high level, as defined by
the GPIO_SETUP bits shown in Table 16.
When the GPIO is configured as an input, the
GPIO_INPUT_CONFIG bits in the interrupt enable register
determine the response of the AD7142 to a signal on the GPIO
pin. The GPIO can be configured as either active high or active
low, as well as either edge-triggered or level-triggered, as listed
in Table 17.
Table 17. GPIO_INPUT_CONFIG Bits
GPIO_INPUT_CONFIG
00
01
10
11
GPIO Configuration
Triggered on negative level (active low)
Triggered on positive edge (active high)
Triggered on negative edge (active low)
Triggered on positive level (active high)
When GPIO is configured as an input, it triggers the interrupt
output on the AD7142. Table 15 lists the interrupt output
behavior for each of the GPIO configuration setups.
USING THE GPIO TO TURN ON/OFF AN LED
The GPIO on the AD7142 can be used to turn on and off LEDs
by setting the GPIO as either output high or low. Setting the
GPIO output high turns on the LED; setting the GPIO output
low turns off the LED. The GPIO pin connects to a transistor
that provides the drive current for the LED. Suitable transistors
include the KTC3875.
V
KTC3875 CC
OR SIMILAR
AD7142
05702-061
GPIO
Figure 45. Controlling LEDs Using the GPIO
Rev. B | Page 31 of 70
AD7142
Data Sheet
SERIAL INTERFACE
Bits[15:11] of the command word must be set to 11100 to
successfully begin a bus transaction.
The AD7142 is available with an SPI serial interface. The
AD7142-1 is available with an I2C-compatible interface. Both
parts are the same, with the exception of the serial interface.
Bit 10 is the read/write bit; 1 indicates a read, and 0 indicates a
write.
SPI INTERFACE
Bits[9:0] contain the target register address. When reading or
writing to more than one register, this address indicates the
address of the first register to be written to or read from.
The AD7142 has a 4-wire serial peripheral interface (SPI). The
SPI has a data input pin (SDI) for inputting data to the device, a
data output pin (SDO) for reading data back from the device,
and a data clock pin (SCLK) for clocking data into and out of
the device. A chip select pin (CS) enables or disables the serial
interface. CS is required for correct operation of the SPI
interface. Data is clocked out of the AD7142 on the negative
edge of SCLK, and data is clocked into the device on the
positive edge of SCLK.
Writing Data
Data is written to the AD7142 in 16-bit words. The first word
written to the device is the command word, with the read/write
bit set to 0. The master then supplies the 16-bit input data-word
on the SDI line. The AD7142 clocks the data into the register
addressed in the command word. If there is more than one
word of data to be clocked in, the AD7142 automatically increments the address pointer, and clocks the next data-word into
the next register.
SPI Command Word
All data transactions on the SPI bus begin with the master
taking CS from high to low and sending out the command
word. This indicates to the AD7142 whether the transaction is a
read or a write, and gives the address of the register from which
to begin the data transfer. The following bit map shows the SPI
command word.
MSB
15
1
The AD7142 continues to clock in data on the SDI line until
either the master finishes the write transition by pulling CS
high, or the address pointer reaches its maximum value. The
AD7142 address pointer does not wrap around. When it
reaches its maximum value, any data provided by the master on
the SDI line is ignored by the AD7142.
LSB
14
1
13
1
12
0
11
0
10
R/W
9:0
Register address
16-BIT COMMAND WORD
ENABLE WORD
SDI
CW
15
CW
14
CW
13
R/W
CW
12
CW
11
t2
SCLK
CW
10
REGISTER ADDRESS
CW
9
CW
8
t4
1
t1
2
3
4
5
CW
7
CW
6
CW
5
CW
4
16-BIT DATA
CW
3
CW
2
CW
1
CW
0
D15
D14
D13
D2
D1
D0
t5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
30
31
32
t8
t3
NOTES
1. SDI BITS ARE LATCHED ON SCLK RISING EDGES. SCLK CAN IDLE HIGH OR LOW BETWEEN WRITE OPERATIONS.
2. ALL 32 BITS MUST BE WRITTEN: 16 BITS FOR CONTROL WORD AND 16 BITS FOR DATA.
3. 16-BIT COMMAND WORD SETTINGS FOR SERIAL WRITE OPERATION:
CW[15:11] = 11100 (ENABLE WORD)
CW[10] = 0 (R/W)
CW[9:0] = [AD9, AD8, AD7, AD6, AD5, AD4, AD3, AD2, AD1, AD0] (10-BIT MSB JUSTIFIED REGISTER ADDRESS)
Figure 46. Single Register Write SPI Timing
Rev. B | Page 32 of 70
05702-033
CS
Data Sheet
AD7142
16-BIT COMMAND WORD
ENABLE WORD
SDI
SCLK
CW
15
CW
14
1
R/W
CW
13
CW
12
CW
11
3
4
5
2
CW
10
DATA FOR STARTING
REGISTER ADDRESS
STARTING REGISTER ADDRESS
CW
9
6
CW
8
7
8
CW
7
9
CW
6
CW
5
10
CW
4
11
CW
3
12
CW
2
13
CW
1
14
CW
0
15
D15
16
17
D14
DATA FOR NEXT
REGISTER ADDRESS
D1
18
D0
31
32
D15
33
D1
D14
34
D0
47
D15
48
49
CS
05702-034
NOTES
1. MULTIPLE SEQUENTIAL REGISTERS CAN BE LOADED CONTINUOUSLY.
2. THE FIRST (LOWEST ADDRESS) REGISTER ADDRESS IS WRITTEN, FOLLOWED BY MULTIPLE 16-BIT DATA-WORDS.
3. THE ADDRESS AUTOMATICALLY INCREMENTS WITH EACH 16-BIT DATA-WORD (ALL 16 BITS MUST BE WRITTEN).
4. CS IS HELD LOW UNTIL THE LAST DESIRED REGISTER HAS BEEN LOADED.
5. 16-BIT COMMAND WORD SETTINGS FOR SEQUENTIAL WRITE OPERATION:
CW[15:11] = 11100 (ENABLE WORD)
CW[10] = 0 (R/W)
CW[9:0] = [AD9, AD8, AD7, AD6, AD5, AD4, AD3, AD2, AD1, AD0] (STARTING MSB JUSTIFIED REGISTER ADDRESS)
Figure 47. Sequential Register Write SPI Timing
16-BIT COMMAND WORD
ENABLE WORD
SDI
CW
15
CW
14
CW
13
R/W
CW
12
CW
11
t2
SCLK
CW
10
REGISTER ADDRESS
CW
9
CW
8
t4
1
2
t1
3
4
5
CW
7
CW
6
CW
5
CW
4
CW
3
CW
2
CW
1
CW
0
X
X
X
X
X
X
t5
6
7
8
9
10
11
12
13
14
15
16
17
18
30
19
t3
31
32
t8
CS
t6
SDO
XXX
XXX
XXX
XXX
XXX
XXX
XXX
XXX
XXX
XXX
XXX
XXX
XXX
XXX
XXX
XXX
D15
D14
t7
D13
D2
D1
D0
XXX
NOTES
1. SDI BITS ARE LATCHED ON SCLK RISING EDGES. SCLK CAN IDLE HIGH OR LOW BETWEEN WRITE OPERATIONS.
2. THE 16-BIT CONTROL WORD MUST BE WRITTEN ON SDI: 5 BITS FOR ENABLE WORD, 1 BIT FOR R/W, AND 10 BITS FOR REGISTER ADDRESS.
3. THE REGISTER DATA IS READ BACK ON THE SDO PIN.
4. X DENOTES DON’T CARE.
5. XXX DENOTES HIGH IMPEDANCE THREE-STATE OUTPUT.
6. CS IS HELD LOW UNTIL ALL REGISTER BITS HAVE BEEN READ BACK.
7. 16-BIT COMMAND WORD SETTINGS FOR SINGLE READBACK OPERATION:
CW[15:11] = 11100 (ENABLE WORD)
CW[10] = 1 (R/W)
CW[9:0] = [AD9, AD8, AD7, AD6, AD5, AD4, AD3, AD2, AD1, AD0] (10-BIT MSB JUSTIFIED REGISTER ADDRESS)
Figure 48. Single Register Readback SPI Timing
Reading Data
A read transaction begins when the master writes the command
word to the AD7142 with the read/write bit set to 1. The master
then supplies 16 clock pulses per data-word to be read, and the
AD7142 clocks out data from the addressed register on the SDO
line. The first data-word is clocked out on the first falling edge
of SCLK following the command word, as shown in Figure 48.
The AD7142 continues to clock out data on the SDO line
provided the master continues to supply the clock signal on
SCLK. The read transaction finishes when the master takes
CS high. If the AD7142 address pointer reaches its maximum
value, then the AD7142 repeatedly clocks out data from the
addressed register. The address pointer does not wrap around.
Rev. B | Page 33 of 70
05702-035
16-BIT READBACK DATA
AD7142
Data Sheet
16-BIT COMMAND WORD
ENABLE WORD
R/W
REGISTER ADDRESS
SDI
CW
15
CW
14
CW
13
CW
12
CW
11
CW
10
CW
9
CW
8
CW
7
SCLK
1
2
3
4
5
6
7
8
9
CW
6
10
CW
5
11
CW
4
12
CW
3
13
CW
2
CW
1
X
X
16
17
18
XXX XXX XXX
D15
D14
14
15
CW
0
X
31
X
32
X
X
33
34
X
X
47
48
X
49
CS
XXX XXX XXX XXX XXX XXX XXX XXX XXX XXX
XXX XXX XXX
D1
D0
READBACK DATA FOR
STARTING REGISTER ADDRESS
D15
D14
D1
D0
READBACK DATA FOR
NEXT REGISTER ADDRESS
NOTES
1. MULTIPLE REGISTERS CAN BE READ BACK CONTINUOUSLY.
2. THE 16-BIT CONTROL WORD MUST BE WRITTEN ON SDI: 5 BITS FOR ENABLE WORD, 1 BIT FOR R/W, AND 10 BITS FOR REGISTER ADDRESS.
3. THE ADDRESS AUTOMATICALLY INCREMENTS WITH EACH 16-BIT DATA-WORD BEING READ BACK ON THE SDO PIN.
4. CS IS HELD LOW UNTIL ALL REGISTER BITS HAVE BEEN READ BACK.
5. X DENOTES DON’T CARE.
6. XXX DENOTES HIGH IMPEDANCE THREE-STATE OUTPUT.
7. 16-BIT COMMAND WORD SETTINGS FOR SEQUENTIAL READBACK OPERATION:
CW[15:11] = 11100 (ENABLE WORD)
CW[10] = 1 (R/W)
CW[9:0] = [AD9, AD8, AD7, AD6, AD5, AD4, AD3, AD2, AD1, AD0] (STARTING MSB JUSTIFIED REGISTER ADDRESS)
Figure 49. Sequential Register Read back SPI Timing
I2C COMPATIBLE INTERFACE
The AD7142-1 supports the industry standard 2-wire I2C serial
interface protocol. The two wires associated with the I2C timing are
the SCLK and the SDA inputs. The SDA is an I/O pin that allows
both register write and register readback operations. The AD7142-1
is always a slave device on the I2C serial interface bus.
It has a 7-bit device address, Address 0101 1XX. The lower two
bits are set by tying the ADD0 and ADD1 pins high or low. The
AD7142-1 responds when the master device sends its device
address over the bus. The AD7142-1 cannot initiate data
transfers on the bus.
All slave peripherals connected to the serial bus respond to the
start condition and shift in the next eight bits, consisting of a
7-bit address (MSB first) plus a R/W bit that determines the
direction of the data transfer. The peripheral whose address
corresponds to the transmitted address responds by pulling the
data line low during the ninth clock pulse. This is known as the
acknowledge bit. All other devices on the bus now remain idle
when the selected device waits for data to be read from, or
written to it. If the R/W bit is a 0, the master writes to the slave
device. If the R/W bit is a 1, the master reads from the slave device.
Data Transfer
Data is sent over the serial bus in a sequence of nine clock
pulses, eight bits of data followed by an acknowledge bit from
the slave device. Transitions on the data line must occur during
the low period of the clock signal and remain stable during the
high period, since a low-to-high transition when the clock is
high can be interpreted as a stop signal. The number of data
bytes transmitted over the serial bus in a single read or write
operation is limited only by what the master and slave devices
can handle.
Data is transferred over the I2C serial interface in 8-bit bytes.
The master initiates a data transfer by establishing a start condition, defined as a high-to-low transition on the serial data
line, SDA, when the serial clock line, SCLK, remains high. This
indicates that an address/data stream follows.
When all data bytes are read or written, a stop condition is
established. A stop condition is defined by a low-to-high
transition on SDA when SCLK remains high. If the AD7142
encounters a stop condition, it returns to its idle condition, and
the address pointer register resets to Address 0x00.
Table 18. AD7142-1 I2C Device Address
ADD1
0
0
1
1
ADD0
0
1
0
1
I2C Address
0101 100
0101 101
0101 110
0101 111
Rev. B | Page 34 of 70
D15
05702-036
SDO
Data Sheet
AD7142
START
AD7142 DEVICE ADDRESS
SDA
DEV
A6
DEV
A5
DEV
A4
REGISTER ADDRESS[A15:A8]
DEV DEV
A2
A1
DEV
A3
t1
DEV
A0
R/W
ACK
7
8
9
A15
A9
A14
REGISTER ADDRESS[A7:A0]
A8
ACK
A7
A6
A1
A0
t3
SCLK
1
2
3
4
5
6
10
11
16
17
18
19
20
25
26
t2
ACK
D15
D14
D9
REGISTER DATA[D7:D0]
D8
ACK
D7
t4
27
28
29
34
D1
D6
D0
36
37
DEV
A6
t6
38
43
AD7142 DEVICE ADDRESS
ACK
t5
35
START
t8
44
45
DEV
A5
DEV
A4
t7
46
NOTES
1. A START CONDITION AT THE BEGINNING IS DEFINED AS A HIGH-TO-LOW TRANSITION ON SDA WHILE SCLK REMAINS HIGH.
2. A STOP CONDITION AT THE END IS DEFINED AS A LOW-TO-HIGH TRANSITION ON SDA WHILE SCLK REMAINS HIGH.
3. 7-BIT DEVICE ADDRESS [DEV A6:DEV A0] = [0 1 0 1 1 X X], WHERE X ARE DON'T CARE BITS.
4. 16-BIT REGISTER ADDRESS[A15:A0] = [X, X, X, X, X, X, A9, A8, A7, A6, A5, A4, A3, A2, A1, A0], WHERE X ARE DON’T CARE BITS.
5. REGISTER ADDRESS [A15:A8] AND REGISTER ADDRESS [A7:A0] ARE ALWAYS SEPARATED BY A LOW ACK BIT.
6. REGISTER DATA [D15:D8] AND REGISTER DATA [D7:D0] ARE ALWAYS SEPARATED BY A LOW ACK BIT.
1
2
3
05702-037
STOP
REGISTER DATA[D15:D8]
Figure 50. Example of I2C Timing for Single Register Write Operation
Writing Data over the I2C Bus
2
The process for writing to the AD7142-1 over the I C bus is
shown in Figure 50 and Figure 52. The device address is sent
over the bus followed by the R/W bit set to 0. This is followed
by two bytes of data that contain the 10-bit address of the
internal data register to be written. The following bit map shows
the upper register address bytes. Note that Bit 7 to Bit 2 in the
upper address byte are don’t care bits. The address is contained
in the 10 LSBs of the register address bytes.
MSB
7
X
6
X
5
X
4
X
3
X
2
X
1
Register
Address
Bit 9
LSB
0
Register
Address
Bit 8
The following bit map shows the lower register address bytes.
MSB
7
Reg.
Addr.
Bit 7
6
Reg.
Addr.
Bit 6
5
Reg.
Addr.
Bit 5
4
Reg.
Addr.
Bit 4
3
Reg.
Addr.
Bit 3
2
Reg.
Addr.
Bit 2
1
Reg.
Addr.
Bit 1
LSB
0
Reg.
Addr.
Bit 0
The third data byte contains the 8 MSBs of the data to be
written to the internal register. The fourth data byte contains
the 8 LSBs of data to be written to the internal register.
The AD7142-1 address pointer register automatically increments
after each write. This allows the master to sequentially write to all
registers on the AD7142-1 in the same write transaction. However,
the address pointer register does not wrap around after the last
address.
Any data written to the AD7142-1 after the address pointer has
reached its maximum value is discarded.
All registers on the AD7142-1 are 16-bit. Two consecutive 8-bit
data bytes are combined and written to the 16-bit registers. To
avoid errors, all writes to the device must contain an even
number of data bytes.
To finish the transaction, the master generates a stop condition
on SDO, or generates a repeat start condition if the master is to
maintain control of the bus.
Reading Data over the I2C Bus
To read from the AD7142-1, the address pointer register must
first be set to the address of the required internal register. The
master performs a write transaction, and writes to the AD7142-1
to set the address pointer. The master then outputs a repeat start
condition to keep control of the bus, or if this is not possible, ends
the write transaction with a stop condition. A read transaction is
initiated, with the R/W bit set to 1.
The AD7142-1 supplies the upper eight bits of data from the
addressed register in the first readback byte, followed by the
lower eight bits in the next byte. This is shown in Figure 51 and
Figure 52.
Because the address pointer automatically increases after each
read, the AD7142-1 continues to output readback data until the
master puts a no acknowledge and stop condition on the bus. If
the address pointer reaches its maximum value, and the master
continues to read from the part, the AD7142-1 repeatedly sends
data from the last register addressed.
Rev. B | Page 35 of 70
AD7142
Data Sheet
START
AD7142-1 DEVICE ADDRESS
SDA
DEV
A6
DEV
A5
DEV
A3
DEV
A4
REGISTER ADDRESS[A15:A8]
DEV DEV
A2
A1
t1
DEV
A0
R/W ACK
A15
A14
A9
REGISTER ADDRESS[A7:A0]
A8
A7
ACK
A6
A1
A0
ACK
t3
SCLK
1
2
3
4
5
6
7
8
9
10
11
16
17
18
19
20
25
26
27
t2
P
AD7142-1 DEVICE ADDRESS
SR
DEV
A6
DEV
A5
DEV
A1
USING
REPEATED START
REGISTER DATA[D7:D0]
DEV
A0
ACK
R/W
D7
t4
28
P
34
30
29
D1
D6
DEV
A6
DEV
A5
35
36
DEV
A1
37
38
R/W
t6
44
39
ACK
D7
DEV
A6
DEV
A5
DEV
A4
1
2
3
t7
46
D1
P
D0
ACK
t5
35
34
30
45
D6
t4
29
AD7142 DEVICE ADDRESS
ACK
REGISTER DATA[D7:D0]
DEV
A0
SEPARATE READ AND
WRITE TRANSACTIONS
28
D0
t5
AD7142-1 DEVICE ADDRESS
S
t8
36
37
38
44
39
45
46
05702-038
NOTES
1. A START CONDITION AT THE BEGINNING IS DEFINED AS A HIGH-TO-LOW TRANSITION ON SDA WHILE SCLK REMAINS HIGH.
2. A STOP CONDITION AT THE END IS DEFINED AS A LOW-TO-HIGH TRANSITION ON SDA WHILE SCLK REMAINS HIGH.
3. THE MASTER GENERATES THE ACK AT THE END OF THE READBACK TO SIGNAL THAT IT DOES NOT WANT ADDITIONAL DATA.
4. 7-BIT DEVICE ADDRESS [DEV A6:DEV A0] = [0 1 0 1 1 X X], WHERE THE TWO LSB X's ARE DON'T CARE BITS.
5. 16-BIT REGISTER ADDRESS[A15:A0] = [X, X, X, X, X, X, A9, A8, A7, A6, A5, A4, A3, A2, A1, A0], WHERE THE UPPER LSB X’s ARE DON’T CARE BITS.
6. REGISTER ADDRESS [A15:A8] AND REGISTER ADDRESS [A7:A0] ARE ALWAYS SEPARATED BY A LOW ACK BITS.
7. REGISTER DATA [D15:D8] AND REGISTER DATA [D7:D0] ARE ALWAYS SEPARATED BY A LOW ACK BIT.
8. THE R/W BIT IS SET TO A1 TO INDICATE A READBACK OPERATION.
Figure 51. Example of I2C Timing for Single Register Readback Operation
WRITE DATA
HIGH BYTE [15:8]
WRITE DATA
LOW BYTE [7:0]
ACK
WRITE DATA
LOW BYTE [7:0]
ACK
REGISTER ADDR
LOW BYTE
WRITE DATA
HIGH BYTE [15:8]
ACK
REGISTER ADDR
[7:0]
ACK
REGISTER ADDR
[15:8]
ACK
6-BIT DEVICE
W
ADDRESS
ACK
S
ACK
WRITE
P
READ DATA
HIGH BYTE [15:8]
READ DATA
LOW BYTE [7:0]
READ DATA
HIGH BYTE [15:8]
ACK
6-BIT DEVICE
ADDRESS
ACK
REGISTER ADDR
HIGH BYTE
R
ACK
6-BIT DEVICE
W
ADDRESS
ACK
SR
S
ACK
READ (USING REPEATED START)
READ DATA
LOW BYTE [7:0]
ACK P
S = START BIT
P = STOP BIT
SR = REPEATED START BIT
READ DATA
HIGH BYTE [15:8]
READ DATA
LOW BYTE [7:0]
READ DATA
HIGH BYTE [15:8]
ACK
S 6-BIT DEVICE
ADDRESS
ACK
P
READ DATA
LOW BYTE [7:0]
ACK P
ACK = ACKNOWLEDGE BIT
ACK = NO ACKNOWLEDGE BIT
05702-039
OUTPUT FROM MASTER
OUTPUT FROM AD7142
REGISTER ADDR
LOW BYTE
R
ACK
REGISTER ADDR
HIGH BYTE
ACK
6-BIT DEVICE
W
ADDRESS
ACK
S
ACK
READ (WRITE TRANSACTION SETS UP REGISTER ADDRESS)
Figure 52. Example of Sequential I2C Write and Readback Operation
VDRIVE INPUT
The supply voltage to all pins associated with both the I2C and
SPI serial interfaces (SDO, SDI, SCLK, SDA, and CS) is separate
from the main VCC supplies and is connected to the VDRIVE pin.
This allows the AD7142 to be connected directly to processors
whose supply voltage is less than the minimum operating
voltage of the AD7142 without the need for external levelshifters. The VDRIVE pin can be connected to voltage supplies as
low as 1.65 V and as high as DVCC.
Rev. B | Page 36 of 70
Data Sheet
AD7142
PCB DESIGN GUIDELINES
CAPACITIVE SENSOR BOARD MECHANICAL SPECIFICATIONS
Table 19.
Parameter
Distance from Edge of Any Sensor to Edge of Grounded Metal Object
Distance Between Sensor Edges 1
Distance Between Bottom of Sensor Board and Controller Board or Grounded
Metal Casing 2
Symbol
D1
D2 = D3 = D4
D5
Min
0.1
0
Typ
Max
1.0
Unit
mm
mm
mm
The distance is dependent on the application and the positioning of the switches relative to each other and with respect to the user’s finger positioning and handling.
Adjacent sensors, with 0 minimum space between them, are implemented differentially.
2
The 1.0 mm specification is meant to prevent direct sensor board contact with any conductive material. This specification does not guarantee no EMI coupling from
the controller board to the sensors. Address potential EMI coupling issues by placing a grounded metal shield between the capacitive sensor board and the main
controller board as shown in Figure 55.
1
CAPACITIVE SENSOR BOARD
METAL OBJECT
D5
8-WAY
SWITCH
CONTROLLER PRINTED CIRCUIT BOARD OR METAL CASING
05702-046
GROUNDED METAL SHIELD
CAPACITIVE SENSOR
PRINTED CIRCUIT
Figure 55. Capacitive Sensor Board with Grounded Shield
CHIP SCALE PACKAGES
D4
SLIDER
BUTTONS
The lands on the chip scale package (CP-32-3) are rectangular.
The printed circuit board pad for these must be 0.1 mm longer
than the package land length, and 0.05 mm wider than the
package land width. Center the land on the pad to maximize the
solder joint size.
D3
D2
05702-045
D1
Figure 53. Capacitive Sensor Board Mechanicals Top View
CAPACITIVE SENSOR BOARD
CONTROLLER PRINTED CIRCUIT BOARD OR METAL CASING
Figure 54. Capacitive Sensor Board Mechanicals Side View
05702-047
D5
The bottom of the chip scale package has a central thermal pad.
The thermal pad on the printed circuit board must be at least as
large as this exposed pad. To avoid shorting, provide a clearance
of at least 0.25 mm between the thermal pad and the inner
edges of the land pattern on the printed circuit board.
Thermal vias can be used on the printed circuit board thermal
pad to improve thermal performance of the package. If vias are
used, they must be incorporated in the thermal pad at a 1.2 mm
pitch grid. The via diameter must be between 0.3 mm and
0.33 mm, and the via barrel must be plated with 1 oz. copper to
plug the via.
Connect the printed circuit board thermal pad to GND.
Rev. B | Page 37 of 70
AD7142
Data Sheet
POWER-UP SEQUENCE
Address 0x003 = 0x14C8
Address 0x004 = 0x0832
Address 0x005 = 0x0000
Address 0x006 = 0x0000
Address 0x007 = 0x0001 (The AD7142 interrupt is asserted
approximately every 36 ms.)
Write to the Bank 1 register, Address 0x001 = 0x0FFF.
Read back the corresponding interrupt status register at
Address 0x008, Address 0x009, or Address 0x00A. This is
determined by the interrupt output configuration as
explained in the Interrupt Output section.
Note: The specific registers required to be read back
depend on each application. Analog Devices provides this
information after the sensor board has been developed.
Repeat Step 5 every time INT is asserted.
1.
2.
3.
4.
5.
Turn on the power supplies to the AD7142.
Write to the Bank 2 registers at Address 0x080 through
Address 0x0DF. These registers are contiguous so a
sequential register write sequence can be applied.
Note: The Bank 2 register values are unique for each
application. Register values are provided by Analog
Devices after the sensor board has been developed.
Write to the Bank 1 registers at Address 0x000 through
Address 0x007 as follows. These registers are contiguous so
a sequential register write sequence can be applied (see
Figure 47 and Figure 52).
Caution: At this time, Address 0x001 must remain set to
default value 0x0000 during this contiguous write
operation.
Register values:
Address 0x000 = 0x00B2
Address 0x001 = 0x0000
Address 0x002 = 0x3230
CONVERSION
STAGE
CONVERSION STAGES DISABLED
0
1
2
3
4
5
6
6.
7.
8.
9.
7
8
9
10
11
FIRST CONVERSION SEQUENCE
0
1
2
9
11
SECOND CONVERSION
SEQUENCE
Figure 56. Recommended Start-Up Sequence
Rev. B | Page 38 of 70
10
0
1
2
9
10
THIRD CONVERSION
SEQUENCE
11
0
1
05702-040
When the AD7142 is powered up, the following sequence is
recommended when initially developing the AD7142 and μP
serial interface:
Data Sheet
AD7142
TYPICAL APPLICATION CIRCUITS
VDRIVE
AVCC, DVCC
INT 25
GPIO 26
TEST 27
CS 24
SCLK 23
3 CIN5
SDI 22
MOSI
SDO 21
MISO
AD7142
5 CIN7
VHOST
1.8V
DVCC 17
16 SRC
15 SRC
9 CIN11
14 AGND
DGND1 18
13 AVCC
7 CIN9
11 CIN13
DGND2 19
8 CIN10
SCK
VDRIVE 20
6 CIN8
10 CIN12
SENSOR PCB
HOST
WITH
SPI
SS INTERFACE
INT
2 CIN4
12 CSHIELD
BUTTON
VREF+ 28
1 CIN3
4 CIN6
BUTTON
VREF– 29
CIN0 30
CIN2 32
BUTTON
SCROLL WHEEL
AVCC, DVCC 2.7V TO 3.6V
1µF TO 10µF
(OPTIONAL)
0.1µF
05702-041
10nF
Figure 57. Typical Application Circuit with SPI Interface
VDRIVE
VDRIVE
2.2kΩ
AVCC, DVCC
VDRIVE
INT 25
CIN4
SCLK 23
3
CIN5
ADD0
4
CIN6
5
CIN7
6
SCK
22
SDO
SDA 21
AD7142-1
SRC
DVCC 17
16
SRC
15
18
AGND
DGND1
CIN10
14
CIN9
8
AVCC
7
13
19
CSHIELD
DGND2
12
CIN8
CIN13
20
11
VDRIVE
10nF
Figure 58. Typical Application Circuit with I2C Interface
Rev. B | Page 39 of 70
0.1µF
AVCC, DVCC 2.7V TO 3.6V
1µF TO 10µF
(OPTIONAL)
05702-042
GPIO 26
TEST 27
VREF+ 28
VREF– 29
CIN0 30
CIN2 32
2
CIN12
BUTTON
HOST
WITH
I2C
INTERFACE
ADD1 24
CIN3
CIN11
BUTTON
2.2kΩ
INT
1
9
BUTTON
10
SLIDER
CIN1 31
2.2kΩ
RECOMMENDED TO CONNECT
FLOODED PLANE AROUND
SENSORS TO GROUND
RECOMMENDED TO CONNECT
FLOODED PLANE AROUND
SENSORS TO GROUND
BUTTON
CIN1 31
2.2kΩ
AD7142
Data Sheet
REGISTER MAP
Bank 1 contains control registers, CDC conversion control
registers, interrupt enable registers, interrupt status registers,
CDC 16-bit conversion data registers, device ID registers, and
proximity status registers.
Bank 2 contains the configuration registers used for uniquely
configuring the CIN inputs for each conversion stage. Initialize
the Bank 2 configuration registers immediately after power-up
to obtain valid CDC conversion result data.
REGISTER BANK 1
ADDR 0x000
ADDR 0x001
ADDR 0x088
CALIBRATION AND SET UP
(4 REGISTERS)
ADDR 0x005
ADDR 0x008
ADDR 0x00B
ADDR 0x017
ADDR 0x018
ADDR 0x042
ADDR 0x043
INTERRUPT STATUS
(3 REGISTERS)
CDC 16-BIT CONVERSION DATA
(12 REGISTERS)
DEVICE ID REGISTER
ADDR 0x0A0
ADDR 0x0A8
ADDR 0x0B0
ADDR 0x0B8
INVALID DO NOT ACCESS
ADDR 0x0C0
PROXIMITY STATUS REGISTER
ADDR 0x0C8
ADDR 0x0D0
INVALID DO NOT ACCESS
ADDR 0x7F0
ADDR 0x090
ADDR 0x098
INTERRUPT ENABLE
(3 REGISTERS)
Default values are undefined for Bank 2 registers and Bank 3
registers until after power-up and configuration of the Bank 2
registers.
REGISTER BANK 2
ADDR 0x080
SET UP CONTROL
(1 REGISTER)
Bank 3 registers contain the results of each conversion stage.
These registers automatically update at the end of each conversion
sequence. Although these registers are primarily used by the
AD7142 internal data processing, they are accessible by the host
processor for additional external data processing, if desired.
ADDR 0x0D8
STAGE0 CONFIGURATION
(8 REGISTERS)
STAGE1 CONFIGURATION
(8 REGISTERS)
STAGE2 CONFIGURATION
(8 REGISTERS)
STAGE3 CONFIGURATION
(8 REGISTERS)
STAGE4 CONFIGURATION
(8 REGISTERS)
STAGE5 CONFIGURATION
(8 REGISTERS)
STAGE6 CONFIGURATION
(8 REGISTERS)
STAGE7 CONFIGURATION
(8 REGISTERS)
STAGE8 CONFIGURATION
(8 REGISTERS)
STAGE9 CONFIGURATION
(8 REGISTERS)
STAGE10 CONFIGURATION
(8 REGISTERS)
STAGE11 CONFIGURATION
(8 REGISTERS)
REGISTER BANK 3
ADDR 0xE0
ADDR 0x104
ADDR 0x128
ADDR 0x14C
ADDR 0x170
ADDR 0x194
ADDR 0x1B8
ADDR 0x1DC
ADDR 0x200
ADDR 0x224
ADDR 0x248
ADDR 026C
Figure 59. Layout of Bank 1 Registers, Bank 2 Registers, and Bank 3 Registers
Rev. B | Page 40 of 70
STAGE0 RESULTS
(36 REGISTERS)
STAGE1 RESULTS
(36 REGISTERS)
STAGE2 RESULTS
(36 REGISTERS)
STAGE3 RESULTS
(36 REGISTERS)
STAGE4 RESULTS
(36 REGISTERS)
STAGE5 RESULTS
(36 REGISTERS)
STAGE6 RESULTS
(36 REGISTERS)
STAGE7 RESULTS
(36 REGISTERS)
STAGE8 RESULTS
(36 REGISTERS)
STAGE9 RESULTS
(36 REGISTERS)
STAGE10 RESULTS
(36 REGISTERS)
STAGE11 RESULTS
(36 REGISTERS)
05702-043
The AD7142 address space is divided into three different register
banks, referred to as Bank 1, Bank 2, and Bank 3. Figure 59
shows the division of these three banks.
Data Sheet
AD7142
DETAILED REGISTER DESCRIPTIONS
BANK 1 REGISTERS
All addresses and default values are expressed in hexadecimal.
Table 20. PWR_CONTROL Register
Address
0x000
Data Bit
[1:0]
Default Value
0
Type
R/W
Name
POWER_MODE
[3:2]
0
LP_CONV_DELAY
[7:4]
0
SEQUENCE_STAGE_NUM
[9:8]
0
DECIMATION
10
0
SW_RESET
11
0
INT_POL
12
0
EXCITATION_SOURCE
13
0
SRC
[15:14]
0
CDC_BIAS
Rev. B | Page 41 of 70
Description
Operating modes
00 = full power mode (normal operation, CDC
conversions approximately every 36 ms)
01 = full shutdown mode (no CDC conversions)
10 = low power mode (automatic wake up operation)
11 = full shutdown mode (no CDC conversions)
Low power mode conversion delay
00 = 200 ms
01 = 400 ms
10 = 600 ms
11 = 800 ms
Number of stages in sequence (N + 1)
0000 = 1 conversion stage in sequence
0001 = 2 conversion stages in sequence
Maximum value = 1011 = 12 conversion stages per
sequence
ADC decimation factor
00 = decimate by 256
01 = decimate by 128
10 = do not use this setting
11 = do not use this setting
Software reset control (self-clearing)
1 = resets all registers to default values
Interrupt polarity control
0 = active low
1 = active high
Excitation source control for Pin 15
0 = enable output
1 = disable output
Excitation source control for Pin 16
0 = enable output
1 = disable output
CDC bias current control
00 = normal operation
01 = normal operation + 20%
10 = normal operation + 35%
11 = normal operation + 50%
AD7142
Data Sheet
Table 21. STAGE_CAL_EN Register
Address
0x001
Data Bit
0
Default Value
0
Type
R/W
Name
STAGE0_CAL_EN
1
0
STAGE1_CAL_EN
2
0
STAGE2_CAL_EN
3
0
STAGE3_CAL_EN
4
0
STAGE4_CAL_EN
5
0
STAGE5_CAL_EN
6
0
STAGE6_CAL_EN
7
0
STAGE7_CAL_EN
8
0
STAGE8_CAL_EN
9
0
STAGE9_CAL_EN
10
0
STAGE10_CAL_EN
11
0
STAGE11_CAL_EN
[13:12]
0
AVG_FP_SKIP
[15:14]
0
AVG_LP_SKIP
Rev. B | Page 42 of 70
Description
STAGE0 calibration enable
0 = disable
1 = enable
STAGE1 calibration enable
0 = disable
1 = enable
STAGE2 calibration enable
0 = disable
1 = enable
STAGE3 calibration enable
0 = disable
1 = enable
STAGE4 calibration enable
0 = disable
1 = enable
STAGE5 calibration enable
0 = disable
1 = enable
STAGE6 calibration enable
0 = disable
1 = enable
STAGE7 calibration enable
0 = disable
1 = enable
STAGE8 calibration enable
0 = disable
1 = enable
STAGE9 calibration enable
0 = disable
1 = enable
STAGE10 calibration enable
0 = disable
1 = enable
STAGE11 calibration enable
0 = disable
1 = enable
Full power mode skip control
00 = skip 3 samples
01 = skip 7 samples
10 = skip 15 samples
11 = skip 31 samples
Low power mode skip control
00 = use all samples
01 = skip 1 sample
10 = skip 2 samples
11 = skip 3 samples
Data Sheet
AD7142
Table 22. AMB_COMP_CTRL0 Register
Address
0x002
Data Bit
[3:0]
Default Value
0
Type
R/W
Name
FF_SKIP_CNT
[7:4]
F
FP_PROXIMITY_CNT
[11:8]
F
LP_PROXIMITY_CNT
[13:12]
0
PWR_DOWN_TIMEOUT
14
0
FORCED_CAL
15
0
CONV_RESET
Description
Fast filter skip control (N + 1)
0000 = no sequence of results are skipped
0001 = one sequence of results is skipped for every
one allowed into fast FIFO
0010 = two sequences of results are skipped for every
one allowed into fast FIFO
1011 = maximum value = 12 sequences of results are
skipped for every one allowed into Fast FIFO
Calibration disable period in full power mode =
FP_PROXIMITY_CNT × 16 × Time taken for one
conversion sequence in full power mode
Calibration disable period in low power mode =
LP_PROXIMITY_CNT × 4 × Time taken for one
conversion sequence in low power mode
Full power to low power mode timeout control
00 = 1.25 × (FP_PROXIMITY_CNT)
01 = 1.50 × (FP_PROXIMITY_CNT)
10 = 1.75 × (FP_PROXIMITY_CNT)
11 = 2.00 × (FP_PROXIMITY_CNT)
Forced calibration control
0 = normal operation
1 = forces all conversion stages to recalibrate
Conversion reset control (self-clearing)
0 = normal operation
1 = resets the conversion sequence back to STAGE0
Table 23. AMB_COMP_CTRL1 Register
Address
0x003
Data Bit
[7:0]
[13:8]
[15:14]
Default
Value
64
1
0
Type
R/W
Name
PROXIMITY_RECAL_LVL
PROXIMITY_DETECTION_RATE
SLOW_FILTER_UPDATE_LVL
Description
Proximity recalibration level
Proximity detection rate
Slow filter update level
Name
FP_PROXIMITY_RECAL
LP_PROXIMITY_RECAL
Description
Full power mode proximity recalibration time control
Low power mode proximity recalibration time control
Table 24. AMB_COMP_CTRL2 Register
Address
0x004
Data Bit
[9:0]
[15:10]
Default
Value
3FF
3F
Type
R/W
Rev. B | Page 43 of 70
AD7142
Data Sheet
Table 25. STAGE_LOW_INT_EN Register
Address
0x005
Data Bit
0
Default Value
0
Type
R/W
Name
STAGE0_LOW_INT_EN
1
0
STAGE1_LOW_INT_EN
2
0
STAGE2_LOW_INT_EN
3
0
STAGE3_LOW_INT_EN
4
0
STAGE4_LOW_INT_EN
5
0
STAGE5_LOW_INT_EN
6
0
STAGE6_LOW_INT_EN
7
0
STAGE7_LOW_INT_EN
8
0
STAGE8_LOW_INT_EN
9
0
STAGE9_LOW_INT_EN
10
0
STAGE10_LOW_INT_EN
11
0
STAGE11_LOW_INT_EN
[13:12]
0
GPIO_SETUP
[15:14]
0
GPIO_INPUT_CONFIG
Rev. B | Page 44 of 70
Description
STAGE0 low interrupt enable
0 = interrupt source disabled
1 = INT asserted if STAGE0 low threshold is exceeded
STAGE1 low interrupt enable
0 = interrupt source disabled
1 = INT asserted if STAGE1 low threshold is exceeded
STAGE2 low interrupt enable
0 = interrupt source disabled
1 = INT asserted if STAGE2 low threshold is exceeded
STAGE3 low interrupt enable
0 = interrupt source disabled
1 = INT asserted if STAGE3 low threshold is exceeded
STAGE4 low interrupt enable
0 = interrupt source disabled
1 = INT asserted if STAGE4 low threshold is exceeded
STAGE5 low interrupt enable
0 = interrupt source disabled
1 = INT asserted if STAGE5 low threshold is exceeded
STAGE6 low interrupt enable
0 = interrupt source disabled
1 = INT asserted if STAGE6 low threshold is exceeded
STAGE7 low interrupt enable
0 = interrupt source disabled
1 = INT asserted if STAGE7 low threshold is exceeded
STAGE8 low interrupt enable
0 = interrupt source disabled
1 = INT asserted if STAGE8 low threshold is exceeded
STAGE9 low interrupt enable
0 = interrupt source disabled
1 = INT asserted if STAGE9 low threshold is exceeded
STAGE10 low interrupt enable
0 = interrupt source disabled
1 = INT asserted if STAGE10 low threshold is exceeded
STAGE11 low interrupt enable
0 = interrupt source disabled
1 = INT asserted if STAGE11 low threshold is exceeded
GPIO setup
00 = disable GPIO pin
01 = configure GPIO as an input
10 = configure GPIO as an active low output
11 = configure GPIO as an active high output
GPIO input configuration
00 = triggered on negative level
01 = triggered on positive edge
10 = triggered on negative edge
11 = triggered on positive level
Data Sheet
AD7142
Table 26. STAGE_HIGH_INT_EN Register
Address
0x006
Data Bit
0
Default Value
0
1
0
STAGE1_HIGH_INT_EN
2
0
STAGE2_HIGH_INT_EN
3
0
STAGE3_HIGH_INT_EN
4
0
STAGE4_HIGH_INT_EN
5
0
STAGE5_HIGH_INT_EN
6
0
STAGE6_HIGH_INT_EN
7
0
STAGE7_HIGH_INT_EN
8
0
STAGE8_HIGH_INT_EN
9
0
STAGE9_HIGH_INT_EN
10
0
STAGE10_HIGH_INT_EN
11
0
STAGE11_HIGH_INT_EN
[15:12]
Type
R/W
Name
STAGE0_HIGH_INT_EN
Unused
Rev. B | Page 45 of 70
Description
STAGE0 high interrupt enable
0 = interrupt source disabled
1 = INT asserted if STAGE0 high threshold is exceeded
STAGE1 high interrupt enable
0 = interrupt source disabled
1 = INT asserted if STAGE1 high threshold is exceeded
STAGE2 high interrupt enable
0 = interrupt source disabled
1 = INT asserted if STAGE2 high threshold is exceeded
STAGE3 high interrupt enable
0 = interrupt source disabled
1 = INT asserted if STAGE3 high threshold is exceeded
STAGE4 high interrupt enable
0 = interrupt source disabled
1 = INT asserted if STAGE4 high threshold is exceeded
STAGE5 high interrupt enable
0 = interrupt source disabled
1 = INT asserted if STAGE5 high threshold is exceeded
STAGE6 high interrupt enable
0 = interrupt source disabled
1 = INT asserted if STAGE6 high threshold is exceeded
STAGE7 high interrupt enable
0 = interrupt source disabled
1 = INT asserted if STAGE7 high threshold is exceeded
STAGE8 high interrupt enable
0 = interrupt source disabled
1 = INT asserted if STAGE8 high threshold is exceeded
STAGE9 sensor high interrupt enable l
0 = interrupt source disabled
1 = INT asserted if STAGE9 high threshold is exceeded
STAGE10 high interrupt enable
0 = interrupt source disabled
1 = INT asserted if STAGE10 high threshold is exceeded
STAGE11 high interrupt enable
0 = interrupt source disabled
1 = INT asserted if STAGE11 high threshold is exceeded
Set unused register bits = 0
AD7142
Data Sheet
Table 27. STAGE_COMPLETE_INT_EN Register
Address
0x007
Data Bit
0
Default Value
0
1
0
STAGE1_COMPLETE_EN
2
0
STAGE2_COMPLETE_EN
3
0
STAGE3_COMPLETE_EN
4
0
STAGE4_COMPLETE_EN
5
0
STAGE5_COMPLETE_EN
6
0
STAGE6_COMPLETE_EN
7
0
STAGE7_COMPLETE_EN
8
0
STAGE8_COMPLETE_EN
9
0
STAGE9_COMPLETE_EN
10
0
STAGE10_COMPLETE_EN
11
0
STAGE11_COMPLETE_EN
12
0
GPIO_INT_EN
[15:13]
Type
R/W
Name
STAGE0_COMPLETE_EN
Unused
Rev. B | Page 46 of 70
Description
STAGE0 conversion interrupt control
0 = interrupt source disabled
1 = INT asserted at completion of STAGE0 conversion
STAGE1 conversion interrupt control
0 = interrupt source disabled
1 = INT asserted at completion of STAGE1 conversion
STAGE2 conversion interrupt control
0 = interrupt source disabled
1 = INT asserted at completion of STAGE2 conversion
STAGE3 conversion interrupt control
0 = interrupt source disabled
1 = INT asserted at completion of STAGE3 conversion
STAGE4 conversion interrupt control
0 = interrupt source disabled
1 = INT asserted at completion of STAGE4 conversion
STAGE5 conversion interrupt control
0 = interrupt source disabled
1 = INT asserted at completion of STAGE5 conversion
STAGE6 conversion interrupt control
0 = interrupt source disabled
1 = INT asserted at completion of STAGE6 conversion
STAGE7 conversion interrupt control
0 = interrupt source disabled
1 = INT asserted at completion of STAGE7 conversion
STAGE8 conversion complete interrupt control
0 = interrupt source disabled
1 = INT asserted at completion of STAGE8 conversion
STAGE9 conversion interrupt control
0 = interrupt source disabled
1 = INT asserted at completion of STAGE9 conversion
STAGE10 conversion interrupt control
0 = interrupt source disabled
1 = INT asserted at completion of STAGE10 conversion
STAGE11 conversion interrupt control
0 = interrupt source disabled
1 = INT asserted at completion of STAGE11 conversion
Interrupt control when GPIO input pin changes level
0 = disabled
1 = enabled
Set unused register bits = 0
Data Sheet
AD7142
Table 28. STAGE_LOW_LIMIT_INT Register 1
Address
0x008
Data Bit
0
Default Value
0
1
0
STAGE1_LOW_LIMIT_INT
2
0
STAGE2_LOW_LIMIT_INT
3
0
STAGE3_LOW_LIMIT_INT
4
0
STAGE4_LOW_LIMIT_INT
5
0
STAGE5_LOW_LIMIT_INT
6
0
STAGE6_LOW_LIMIT_INT
7
0
STAGE7_LOW_LIMIT_INT
8
0
STAGE8_LOW_LIMIT_INT
9
0
STAGE9_LOW_LIMIT_INT
10
0
STAGE10_LOW_LIMIT_INT
11
0
STAGE11_LOW_LIMIT_INT
[15:12]
1
Type
R
Name
STAGE0_LOW_LIMIT_INT
Unused
Registers self-clear to 0 after readback, provided that the limits are not exceeded.
Rev. B | Page 47 of 70
Description
STAGE0 CDC conversion low limit interrupt result
1 = indicates STAGE0_LOW_THRESHOLD value was
exceeded
STAGE1 CDC conversion low limit interrupt result
1 = indicates STAGE1_LOW_THRESHOLD value was
exceeded
STAGE2 CDC conversion low limit interrupt result
1 = indicates STAGE2_LOW_THRESHOLD value was
exceeded
STAGE3 CDC conversion low limit interrupt result
1 = indicates STAGE3_LOW_THRESHOLD value was
exceeded
STAGE4 CDC conversion low limit interrupt result
1 = indicates STAGE4_LOW_THRESHOLD value was
exceeded
STAGE5 CDC conversion low limit interrupt result
1 = indicates STAGE5_LOW_THRESHOLD value was
exceeded
STAGE6 CDC conversion low limit interrupt result
1 = indicates STAGE6_LOW_THRESHOLD value was
exceeded
STAGE7 CDC conversion low limit interrupt result
1 = indicates STAGE7_LOW_THRESHOLD value was
exceeded
STAGE8 CDC conversion low limit interrupt result
1 = indicates STAGE8_LOW_THRESHOLD value was
exceeded
STAGE9 CDC conversion low limit interrupt result
1 = indicates STAGE9_LOW_THRESHOLD value was
exceeded
STAGE10 CDC Conversion Low Limit Interrupt result
1 = indicates STAGE10_LOW_THRESHOLD value was
exceeded
STAGE11 CDC conversion low limit interrupt result
1 = indicates STAGE11_LOW_THRESHOLD value was
exceeded
Set unused register bits = 0
AD7142
Data Sheet
Table 29. STAGE_HIGH_LIMIT_INT Register 1
Address
0x009
Data Bit
0
Default Value
0
1
0
STAGE1_HIGH_LIMIT_INT
2
0
STAGE2_HIGH_LIMIT_INT
3
0
STAGE3_HIGH_LIMIT_INT
4
0
STAGE4_HIGH_LIMIT_INT
5
0
STAGE5_HIGH_LIMIT_INT
6
0
STAGE6_HIGH_LIMIT_INT
7
0
STAGE7_HIGH_LIMIT_INT
8
0
STAGE8_HIGH_LIMIT_INT
9
0
STAGE9_HIGH_LIMIT_INT
10
0
STAGE10_HIGH_LIMIT_INT
11
0
STAGE11_HIGH_LIMIT_INT
[15:12]
1
Type
R
Name
STAGE0_HIGH_LIMIT_INT
Unused
Registers self-clear to 0 after readback, provided that the limits are not exceeded.
Rev. B | Page 48 of 70
Description
STAGE0 CDC conversion high limit interrupt result
1 = indicates STAGE0_HIGH_THRESHOLD value was
exceeded
STAGE1 CDC conversion high limit interrupt result
1 = indicates STAGE1_HIGH_THRESHOLD value was
exceeded
Stage2 CDC conversion high limit interrupt result
1 = indicates STAGE2_HIGH_THRESHOLD value was
exceeded
STAGE3 CDC conversion high limit interrupt result
1 = indicates STAGE3_HIGH_THRESHOLD value was
exceeded
STAGE4 CDC conversion high limit interrupt result
1 = indicates STAGE4_HIGH_THRESHOLD value was
exceeded
STAGE5 CDC conversion high limit interrupt result
1 = indicates STAGE5_HIGH_THRESHOLD value was
exceeded
STAGE6 CDC conversion high limit interrupt result
1 = indicates STAGE6_HIGH_THRESHOLD value was
exceeded
STAGE7 CDC conversion high limit interrupt result
1 = indicates STAGE7_HIGH_THRESHOLD value was
exceeded
STAGE8 CDC conversion high limit interrupt result
1 = indicates STAGE8_HIGH_THRESHOLD value was
exceeded
STAGE9 CDC conversion high limit interrupt result
1 = indicates STAGE9_HIGH_THRESHOLD value was
exceeded
STAGE10 CDC conversion high limit interrupt result
1 = indicates STAGE10_HIGH_THRESHOLD value was
exceeded
STAGE11 CDC conversion high limit interrupt result
1 = indicates STAGE11_HIGH_THRESHOLD value was
exceeded
Set unused register bits = 0
Data Sheet
AD7142
Table 30. STAGE_COMPLETE_LIMIT_INT Register 1
Address
0x00A
Data Bit
0
Default
Value
0
1
0
STAGE1_COMPLETE_STATUS_INT
2
0
STAGE2_COMPLETE_STATUS_INT
3
0
STAGE3_COMPLETE_STATUS_INT
4
0
STAGE4_COMPLETE_STATUS_INT
5
0
STAGE5_COMPLETE_STATUS_INT
6
0
STAGE6_COMPLETE_STATUS_INT
7
0
STAGE7_COMPLETE_STATUS_INT
8
0
STAGE8_COMPLETE_STATUS_INT
9
0
STAGE9_COMPLETE_STATUS_INT
10
0
STAGE10_COMPLETE_STATUS_INT
11
0
STAGE11_COMPLETE_STATUS_INT
12
0
GPIO_STATUS
Type
R
[15:13]
1
Name
STAGE0_COMPLETE_STATUS_INT
Unused
Description
STAGE0 conversion complete register interrupt status
1 = indicates STAGE0 conversion completed
STAGE1 conversion complete register interrupt status
1 = indicates STAGE1 conversion completed
STAGE2 conversion complete register interrupt status
1 = indicates STAGE2 conversion completed
STAGE3 conversion complete register interrupt status
1 = indicates STAGE3 conversion completed
STAGE4 conversion complete register interrupt status
1 = indicates STAGE4 conversion completed
STAGE5 conversion complete register interrupt status
1 = indicates STAGE5 conversion completed
STAGE6 conversion complete register interrupt status
1 = indicates STAGE6 conversion completed
STAGE7 conversion complete register interrupt status
1 = indicates STAGE7 conversion completed
STAGE8 conversion complete register interrupt status
1 = indicates STAGE8 conversion completed
STAGE9 conversion complete register interrupt status
1 = indicates STAGE9 conversion completed
STAGE10 conversion complete register interrupt status
1 = indicates STAGE10 conversion completed
STAGE11 conversion complete register interrupt status
1 = indicates STAGE11 conversion completed
GPIO input pin status
1 = indicates level on GPIO pin has changed
Set unused register bits = 0
Registers self-clear to 0 after readback, provided that the limits are not exceeded.
Table 31. CDC 16-Bit Conversion Data Registers
Address
0x00B
0x00C
0x00D
0x00E
0x00F
0x010
0x011
0x012
0x013
0x014
0x015
0x016
Data Bit
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
Default
Value
0
0
0
0
0
0
0
0
0
0
0
0
Type
R
R
R
R
R
R
R
R
R
R
R
R
Name
ADC_RESULT_S0
ADC_RESULT_S1
ADC_RESULT_S2
ADC_RESULT_S3
ADC_RESULT_S4
ADC_RESULT_S5
ADC_RESULT_S6
ADC_RESULT_S7
ADC_RESULT_S8
ADC_RESULT_S9
ADC_RESULT_S10
ADC_RESULT_S11
Rev. B | Page 49 of 70
Description
STAGE0 CDC 16-bit conversion data
STAGE1 CDC 16-bit conversion data
STAGE2 CDC 16-bit conversion data
STAGE3 CDC 16-bit conversion data
STAGE4 CDC 16-bit conversion data
STAGE5 CDC 16-bit conversion data
STAGE6 CDC 16-bit conversion data
STAGE7 CDC 16-bit conversion data
STAGE8 CDC 16-bit conversion data
STAGE9 CDC 16-bit conversion data
STAGE10 CDC 16-bit conversion data
STAGE11 CDC 16-bit conversion data
AD7142
Data Sheet
Table 32. Device ID Register
Address
0x017
Data Bit
[3:0]
[15:4]
Default
Value
2
E62
Type
R
Name
REVISION_CODE
DEVID
Description
AD7142 revision code
AD7142 device ID = 1110 0110 0010
Description
STAGE0 proximity status register
1 = indicates proximity has been detected on STAGE0
STAGE1 proximity status register
1 = indicates proximity has been detected on STAGE1
STAGE2 proximity status register
1 = indicates proximity has been detected on STAGE2
STAGE3 proximity status register
1 = indicates proximity has been detected on STAGE3
STAGE4 proximity status register
1 = indicates proximity has been detected on STAGE4
STAGE5 proximity status register
1 = indicates proximity has been detected on STAGE5
STAGE6 proximity status register
1 = indicates proximity has been detected on STAGE6
STAGE7 proximity status register
1 = indicates proximity has been detected on STAGE7
STAGE8 proximity status register
1 = indicates proximity has been detected on STAGE8
STAGE9 proximity status register
1 = indicates proximity has been detected on STAGE9
STAGE10 proximity status register
1 = indicates proximity has been detected on STAGE10
STAGE11 proximity status register
1 = indicates proximity has been detected on STAGE11
Set unused register bits = 0
Table 33. Proximity Status Register
Address
0x042
Data Bit
0
Default
Value
0
Type
R
Name
STAGE0_PROXIMITY_STATUS
1
0
R
STAGE1_PROXIMITY_STATUS
2
0
R
STAGE2_PROXIMITY_STATUS
3
0
R
STAGE3_PROXIMITY_STATUS
4
0
R
STAGE4_PROXIMITY_STATUS
5
0
R
STAGE5_PROXIMITY_STATUS
6
0
R
STAGE6_PROXIMITY_STATUS
7
0
R
STAGE7_PROXIMITY_STATUS
8
0
R
STAGE8_PROXIMITY_STATUS
9
0
R
STAGE9_PROXIMITY_STATUS
10
0
R
STAGE10_PROXIMITY_STATUS
11
0
R
STAGE11_PROXIMITY_STATUS
[15:0]
Unused
Rev. B | Page 50 of 70
Data Sheet
AD7142
BANK 2 REGISTERS
All address values are expressed in hexadecimal.
Table 34. STAGE0 Configuration Registers
Address
0x080
0x081
0x082
0x083
0x084
0x085
0x086
0x087
Data Bit
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
Default
Value
X
X
X
X
X
X
X
X
Type
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Name
STAGE0_CONNECTION[6:0]
STAGE0_CONNECTION[13:7]
STAGE0_AFE_OFFSET
STAGE0_SENSITIVITY
STAGE0_OFFSET_LOW
STAGE0_OFFSET_HIGH
STAGE0_OFFSET_HIGH_CLAMP
STAGE0_ OFFSET_LOW_CLAMP
Description
STAGE0 CIN(6:0) connection setup (see Table 46)
STAGE0 CIN(13:7) connection setup (see Table 47)
STAGE0 AFE offset control (see Table 48)
STAGE0 sensitivity control (see Table 49)
STAGE0 initial offset low value
STAGE0 initial offset high value
STAGE0 offset high clamp value
STAGE0 offset low clamp value
Table 35. STAGE1 Configuration Registers
Address
0x088
0x089
0x08A
0x08B
0x08C
0x08D
0x08E
0x08F
Data Bit
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
Default
Value
X
X
X
X
X
X
X
X
Type
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Name
STAGE1_CONNECTION[6:0]
STAGE1_CONNECTION[13:7]
STAGE1_AFE_OFFSET
STAGE1_SENSITIVITY
STAGE1_OFFSET_LOW
STAGE1_OFFSET_HIGH
STAGE1_OFFSET_HIGH_CLAMP
STAGE1_OFFSET_LOW_CLAMP
Description
STAGE1 CIN(6:0) connection setup (see Table 46)
STAGE1 CIN(13:7) connection setup (see Table 47)
STAGE1 AFE offset control (see Table 48)
STAGE1 sensitivity control (see Table 49)
STAGE1 initial offset low value
STAGE1 initial offset high value
STAGE1 offset high clamp value
STAGE1 offset low clamp value
Table 36. STAGE2 Configuration Registers
Address
0x090
0x091
0x092
0x093
0x094
0x095
0x096
0x097
Data Bit
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
Default
Value
X
X
X
X
X
X
X
X
Type
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Name
STAGE2_CONNECTION[6:0]
STAGE2_CONNECTION[13:7]
STAGE2_AFE_OFFSET
STAGE2_SENSITIVITY
STAGE2_OFFSET_LOW
STAGE2_OFFSET_HIGH
STAGE2_OFFSET_HIGH_CLAMP
STAGE2_OFFSET_LOW_CLAMP
Rev. B | Page 51 of 70
Description
STAGE2 CIN(6:0) connection setup (see Table 46)
STAGE2 CIN(13:7) connection setup (see Table 47)
STAGE2 AFE offset control (see Table 48)
STAGE2 sensitivity control (see Table 49)
STAGE2 initial offset low value
STAGE2 initial offset high value
STAGE2 offset high clamp value
STAGE2 offset low clamp value
AD7142
Data Sheet
Table 37. STAGE3 Configuration Registers
Address
0x098
0x099
0x09A
0x09B
0x09C
0x09D
0x09E
0x09F
Data Bit
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
Default
Value
X
X
X
X
X
X
X
X
Type
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Name
STAGE3_CONNECTION[6:0]
STAGE3_CONNECTION[13:7]
STAGE3_AFE_OFFSET
STAGE3_SENSITIVITY
STAGE3_OFFSET_LOW
STAGE3_OFFSET_HIGH
STAGE3_OFFSET_HIGH_CLAMP
STAGE3_OFFSET_LOW_CLAMP
Description
STAGE3 CIN(6:0) connection setup (see Table 46)
STAGE3 CIN(13:7) connection setup (see Table 47)
STAGE3 AFE offset control (see Table 48)
STAGE3 sensitivity control (see Table 49)
STAGE3 initial offset low value
STAGE3 initial offset high value
STAGE3 offset high clamp value
STAGE3 offset low clamp value
Name
STAGE4_CONNECTION[6:0]
STAGE4_CONNECTION[13:7]
STAGE4_AFE_OFFSET
STAGE4_SENSITIVITY
STAGE4_OFFSET_LOW
STAGE4_OFFSET_HIGH
STAGE4_OFFSET_HIGH_CLAMP
STAGE4_OFFSET_LOW_CLAMP
Description
STAGE4 CIN(6:0) connection setup (see Table 46)
STAGE4 CIN(13:7) connection setup (see Table 47)
STAGE4 AFE offset control (see Table 48)
STAGE4 sensitivity control (see Table 49)
STAGE4 initial offset low value
STAGE4 initial offset high value
STAGE4 offset high clamp value
STAGE4 offset low clamp value
Name
STAGE5_CONNECTION[6:0]
STAGE5_CONNECTION[13:7]
STAGE5_AFE_OFFSET
STAGE5_SENSITIVITY
STAGE5_OFFSET_LOW
STAGE5_OFFSET_HIGH
STAGE5_OFFSET_HIGH_CLAMP
STAGE5_OFFSET_LOW_CLAMP
Description
STAGE5 CIN(6:0) connection setup (see Table 46)
STAGE5 CIN(13:7) connection setup (see Table 47)
STAGE5 AFE offset control (see Table 48)
STAGE5 sensitivity control (see Table 49)
STAGE5 initial offset low value
STAGE5 initial offset high value
STAGE5 offset high clamp value
STAGE5 offset low clamp value
Table 38. STAGE4 Configuration Registers
Address
0x0A0
0x0A1
0x0A2
0x0A3
0x0A4
0x0A5
0x0A6
0x0A7
Data Bit
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
Default
Value
X
X
X
X
X
X
X
X
Type
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Table 39. STAGE5 Configuration Registers
Address
0x0A8
0x0A9
0x0AA
0x0AB
0x0AC
0x0AD
0x0AE
0x0AF
Data Bit
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
Default
Value
X
X
X
X
X
X
X
X
Type
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Rev. B | Page 52 of 70
Data Sheet
AD7142
Table 40. STAGE6 Configuration Registers
Address
0x0B0
0x0B1
0x0B2
0x0B3
0x0B4
0x0B5
0x0B6
0x0B7
Data Bit
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
Default
Value
X
X
X
X
X
X
X
X
Type
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Name
STAGE6_CONNECTION[6:0]
STAGE6_CONNECTION[13:7]
STAGE6_AFE_OFFSET
STAGE6_SENSITIVITY
STAGE6_OFFSET_LOW
STAGE6_OFFSET_HIGH
STAGE6_OFFSET_HIGH_CLAMP
STAGE6_OFFSET_LOW_CLAMP
Description
STAGE6 CIN(6:0) connection setup (see Table 46)
STAGE6 CIN(13:7) connection setup (see Table 47)
STAGE6 AFE offset control (see Table 48)
STAGE6 sensitivity control (see Table 49)
STAGE6 initial offset low value
STAGE6 initial offset high value
STAGE6 offset high clamp value
STAGE6 offset low clamp value
Name
STAGE7_CONNECTION[6:0]
STAGE7_CONNECTION[13:7]
STAGE7_AFE_OFFSET
STAGE7_SENSITIVITY
STAGE7_OFFSET_LOW
STAGE7_OFFSET_HIGH
STAGE7_OFFSET_HIGH_CLAMP
STAGE7_OFFSET_LOW_CLAMP
Description
STAGE7 CIN(6:0) connection setup (see Table 46)
STAGE7 CIN(13:7) connection setup (see Table 47)
STAGE7 AFE offset control (see Table 48)
STAGE7 sensitivity control (see Table 49)
STAGE7 initial offset low value
STAGE7 initial offset high value
STAGE7 offset high clamp value
STAGE7 offset low clamp value
Name
STAGE8_CONNECTION[6:0]
STAGE8_CONNECTION[13:7]
STAGE8_AFE_OFFSET
STAGE8_SENSITIVITY
STAGE8_OFFSET_LOW
STAGE8_OFFSET_HIGH
STAGE8_OFFSET_HIGH_CLAMP
STAGE8_OFFSET_LOW_CLAMP
Description
STAGE8 CIN(6:0) connection setup (see Table 46)
STAGE8 CIN(13:7) connection setup (see Table 47)
STAGE8 AFE offset control (see Table 48)
STAGE8 sensitivity control (see Table 49)
STAGE8 initial offset low value
STAGE8 initial offset high value
STAGE8 offset high clamp value
STAGE8 offset low clamp value
Table 41. STAGE7 Configuration Registers
Address
0x0B8
0x0B9
0x0BA
0x0BB
0x0BC
0x0BD
0x0BE
0x0BF
Data Bit
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
Default
Value
X
X
X
X
X
X
X
X
Type
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Table 42. STAGE8 Configuration Registers
Address
0x0C0
0x0C1
0x0C2
0x0C3
0x0C4
0x0C5
0x0C6
0x0C7
Data Bit
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
Default
Value
X
X
X
X
X
X
X
X
Type
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Rev. B | Page 53 of 70
AD7142
Data Sheet
Table 43. STAGE9 Configuration Registers
Address
0x0C8
0x0C9
0x0CA
0x0CB
0x0CC
0x0CD
0x0CE
0x0CF
Data Bit
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
Default
Value
X
X
X
X
X
X
X
X
Type
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Name
STAGE9_CONNECTION[6:0]
STAGE9_CONNECTION[13:7]
STAGE9_AFE_OFFSET
STAGE9_SENSITIVITY
STAGE9_OFFSET_LOW
STAGE9_OFFSET_HIGH
STAGE9_OFFSET_HIGH_CLAMP
STAGE9_OFFSET_LOW_CLAMP
Description
STAGE9 CIN(6:0) connection setup (see Table 46)
STAGE9 CIN(13:7) connection setup (see Table 47)
STAGE9 AFE offset control (see Table 48)
STAGE9 sensitivity control (see Table 49)
STAGE9 initial offset low value
STAGE9 initial offset high value
STAGE9 offset high clamp value
STAGE9 offset low clamp value
Table 44. STAGE10 Configuration Registers
Address
0x0D0
0x0D1
0x0D2
0x0D3
0x0D4
0x0D5
0x0D6
0x0D7
Data Bit
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
Default
Value
X
X
X
X
X
X
X
X
Type
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Name
STAGE10_CONNECTION[6:0]
STAGE10_CONNECTION[13:7]
STAGE10_AFE_OFFSET
STAGE10_SENSITIVITY
STAGE10_OFFSET_LOW
STAGE10_OFFSET_HIGH
STAGE10_OFFSET_HIGH_CLAMP
STAGE10_OFFSET_LOW_CLAMP
Description
STAGE10 CIN(6:0) connection setup (see Table 46)
STAGE10 CIN(13:7) connection setup (see Table 47)
STAGE10 AFE offset control (see Table 48)
STAGE10 sensitivity control (see Table 49)
STAGE10 initial offset low value
STAGE10 initial offset high value
STAGE10 offset high clamp value
STAGE10 offset low clamp value
Name
STAGE11_CONNECTION[6:0]
STAGE11_CONNECTION[13:7]
STAGE11_AFE_OFFSET
STAGE11_SENSITIVITY
STAGE11_OFFSET_LOW
STAGE11_OFFSET_HIGH
STAGE11_OFFSET_HIGH_CLAMP
STAGE11_OFFSET_LOW_CLAMP
Description
STAGE11 CIN(6:0) connection setup (see Table 46)
STAGE11 CIN(13:7) connection setup (see Table 47)
STAGE11 AFE offset control (see Table 48)
STAGE11 sensitivity control (see Table 49)
STAGE11 initial offset low value
STAGE11 initial offset high value
STAGE11 offset high clamp value
STAGE11 offset low clamp value
Table 45. STAGE11 Configuration Registers
Address
0x0D8
0x0D9
0x0DA
0x0DB
0x0DC
0x0DD
0x0DE
0x0DF
Data Bit
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
Default
Value
X
X
X
X
X
X
X
X
Type
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Rev. B | Page 54 of 70
Data Sheet
AD7142
Table 46. STAGEX Detailed CIN (0:6) Connection Setup Description (X = 0 to 11)
Data Bit
[1:0]
Default
Value
X
Type
R/W
Name
CIN0_CONNECTION_SETUP
[3:2]
X
R/W
CIN1_CONNECTION_SETUP
[5:4]
X
R/W
CIN2_CONNECTION_SETUP
[7:6]
X
R/W
CIN3_CONNECTION_SETUP
[9:8]
X
R/W
CIN4_CONNECTION_SETUP
[11:10]
X
R/W
CIN5_CONNECTION_SETUP
[13:12]
X
R/W
CIN6_CONNECTION_SETUP
[15:14]
X
Unused
Description
CIN0 connection setup
00 = CIN0 not connected to CDC inputs
01 = CIN0 connected to CDC negative input
10 = CIN0 connected to CDC positive input
11 = CIN0 connected to BIAS (connect unused CIN inputs)
CIN1 connection setup
00 = CIN1 not connected to CDC inputs
01 = CIN1 connected to CDC negative input
10 = CIN1 connected to CDC positive input
11 = CIN1 connected to BIAS (connect unused CIN inputs)
CIN2 connection setup
00 = CIN2 not connected to CDC inputs
01 = CIN2 connected to CDC negative input
10 = CIN2 connected to CDC positive input
11 = CIN2 connected to BIAS (connect unused CIN inputs)
CIN3 connection setup
00 = CIN3 not connected to CDC inputs
01 = CIN3 connected to CDC negative input
10 = CIN3 connected to CDC positive input
11 = CIN3 connected to BIAS (connect unused CIN inputs)
CIN4 connection setup
00 = CIN4 not connected to CDC inputs
01 = CIN4 connected to CDC negative input
10 = CIN4 connected to CDC positive input
11 = CIN4 connected to BIAS (connect unused CIN inputs)
CIN5 connection setup
00 = CIN5 not connected to CDC inputs
01 = CIN5 connected to CDC negative input
10 = CIN5 connected to CDC positive input
11 = CIN5 connected to BIAS (connect unused CIN inputs)
CIN6 connection setup
00 = CIN6 not connected to CDC inputs
01 = CIN6 connected to CDC negative input
10 = CIN6 connected to CDC positive input
11 = CIN6 connected to BIAS (connect unused CIN inputs)
Set unused register bits = 0
Rev. B | Page 55 of 70
AD7142
Data Sheet
Table 47. STAGEX Detailed CIN (7:13) Connection Setup Description (X = 0 to 11)
Data Bit
[1:0]
Default Value
X
Type
R/W
Name
CIN7_CONNECTION_SETUP
[3:2]
X
R/W
CIN8_CONNECTION_SETUP
[5:4]
X
R/W
CIN9_CONNECTION_SETUP
[7:6]
X
R/W
CIN10_CONNECTION_SETUP
[9:8]
X
R/W
CIN11_CONNECTION_SETUP
[11:10]
X
R/W
CIN12_CONNECTION_SETUP
[13:12]
X
R/W
CIN13_CONNECTION_SETUP
14
X
NEG_AFE_OFFSET_DISABLE
15
X
POS_AFE_OFFSET_DISABLE
Description
CIN7 connection setup
00 = CIN7 not connected to CDC inputs
01 = CIN7 connected to CDC negative input
10 = CIN7 connected to CDC positive input
11 = CIN7 connected to BIAS (connect unused CIN inputs)
CIN8 connection setup
00 = CIN8 not connected to CDC inputs
01 = CIN8 connected to CDC negative input
10 = CIN8 connected to CDC positive input
11 = CIN8 connected to BIAS (connect unused CIN inputs)
CIN9 connection setup
00 = CIN9 not connected to CDC inputs
01 = CIN9 connected to CDC negative input
10 = CIN9 connected to CDC positive input
11 = CIN9 connected to BIAS (connect unused CIN inputs)
CIN10 connection setup
00 = CIN10 not connected to CDC inputs
01 = CIN10 connected to CDC negative input
10 = CIN10 connected to CDC positive input
11 = CIN10 connected to BIAS (connect unused CIN inputs)
CIN11 connection setup
00 = CIN11 not connected to CDC inputs
01 = CIN11 connected to CDC negative input
10 = CIN11 connected to CDC positive input
11 = CIN11 connected to BIAS (connect unused CIN inputs)
CIN12 connection setup
00 = CIN12 not connected to CDC inputs
01 = CIN12 connected to CDC negative input
10 = CIN12 connected to CDC positive input
11 = CIN12 connected to BIAS (connect unused CIN inputs)
CIN13 connection setup
00 = CIN13 not connected to CDC inputs
01 = CIN13 connected to CDC negative input
10 = CIN13 connected to CDC positive input
11 = CIN13 connected to BIAS (connect unused CIN inputs)
Negative AFE offset enable control
0 = enable
1 = disable
Positive AFE offset enable control
0 = enable
1 = disable
Rev. B | Page 56 of 70
Data Sheet
AD7142
Table 48. STAGEX Detailed Offset Control Description (X = 0 to 11)
Data Bit
[6:0]
Default
Value
X
Type
R/W
Name
NEG_AFE_OFFSET
7
X
R/W
NEG_AFE_OFFSET_SWAP
[14:8]
X
R/W
POS_AFE_OFFSET
15
X
R/W
POS_AFE_OFFSET_SWAP
Description
Negative AFE offset setting (20 pF range)
1 LSB value = 0.16 pF of offset
Negative AFE offset swap control
0 = NEG_AFE_OFFSET applied to CDC negative input
1 = NEG_AFE_OFFSET applied to CDC positive input
Positive AFE offset setting (20 pF range)
1 LSB value = 0.16 pF of offset
Positive AFE offset swap control
0 = POS_AFE_OFFSET applied to CDC positive input
1 = POS_AFE_OFFSET applied to CDC negative input
Table 49. STAGEX Detailed Sensitivity Control Description (X = 0 to 11)
Data Bit
[3:0]
Default
Value
X
Type
R/W
Name
NEG_THRESHOLD_SENSITIVITY
[6:4]
X
R/W
NEG_PEAK_DETECT
7
[11:8]
X
X
R/W
R/W
Unused
POS_THRESHOLD_SENSITIVITY
[14:12]
X
R/W
POS_PEAK_DETECT
15
X
R/W
Unused
Description
Negative threshold sensitivity control
0000 = 25%, 0001 = 29.73%, 0010 = 34.40%, 0011 = 39.08%
0100 = 43.79%, 0101 = 48.47%, 0110 = 53.15%
0111 = 57.83%, 1000 = 62.51%, 1001 = 67.22%
1010 = 71.90%, 1011 = 76.58%, 1100 = 81.28%
1101 = 85.96%, 1110 = 90.64%, 1111 = 95.32%
Negative peak detect setting
000 = 40% level, 001 = 50% level, 010 = 60% level
011 = 70% level, 100 = 80% level, 101 = 90% level
Set unused register bits = 0
Positive threshold sensitivity control
0000 = 25%, 0001 = 29.73%, 0010 = 34.40%, 0011 = 39.08%
0100 = 43.79%, 0101 = 48.47%, 0110 = 53.15%
0111 = 57.83%, 1000 = 62.51%, 1001 = 67.22%
1010 = 71.90%, 1011 = 76.58%, 1100 = 81.28%
1101 = 85.96%, 1110 = 90.64%, 1111 = 95.32%
Positive peak detect setting
000 = 40% level, 001 = 50% level, 010 = 60% level
011 = 70% level, 100 = 80% level, 101 = 90% level
Set unused register bits = 0
Rev. B | Page 57 of 70
AD7142
Data Sheet
BANK 3 REGISTERS
All address values are expressed in hexadecimal.
Table 50. STAGE0 Results Registers
Address
0x0E0
Data Bit
[15:0]
Default Value
X
Type
R/W
Name
STAGE0_CONV_DATA
0x0E1
0x0E2
0x0E3
0x0E4
0x0E5
0x0E6
0x0E7
0x0E8
0x0E9
0x0EA
0x0EB
0x0EC
0x0ED
0x0EE
0x0EF
0x0F0
0x0F1
0x0F2
0x0F3
0x0F4
0x0F5
0x0F6
0x0F7
0x0F8
0x0F9
0x0FA
0x0FB
0x0FC
0x0FD
0x0FE
0x0FF
0x100
0x101
0x102
0x103
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
STAGE0_FF_WORD0
STAGE0_FF_WORD1
STAGE0_FF_WORD2
STAGE0_FF_WORD3
STAGE0_FF_WORD4
STAGE0_FF_WORD5
STAGE0_FF_WORD6
STAGE0_FF_WORD7
STAGE0_SF_WORD0
STAGE0_SF_WORD1
STAGE0_SF_WORD2
STAGE0_SF_WORD3
STAGE0_SF_WORD4
STAGE0_SF_WORD5
STAGE0_SF_WORD6
STAGE0_SF_WORD7
STAGE0_SF_AMBIENT
STAGE0_FF_AVG
STAGE0_PEAK_DETECT_WORD0
STAGE0_PEAK_DETECT_WORD1
STAGE0_MAX_WORD0
STAGE0_MAX_WORD1
STAGE0_MAX_WORD2
STAGE0_MAX_WORD3
STAGE0_MAX_AVG
STAGE0_HIGH_THRESHOLD
STAGE0_MAX_TEMP
STAGE0_MIN_WORD0
STAGE0_MIN_WORD1
STAGE0_MIN_WORD2
STAGE0_MIN_WORD3
STAGE0_MIN_AVG
STAGE0_LOW_THRESHOLD
STAGE0_MIN_TEMP
Unused
Rev. B | Page 58 of 70
Description
STAGE0 CDC 16-bit conversion data
(copy of data in STAGE0_CONV_DATA register)
STAGE0 fast FIFO WORD0
STAGE0 fast FIFO WORD1
STAGE0 fast FIFO WORD2
STAGE0 fast FIFO WORD3
STAGE0 fast FIFO WORD4
STAGE0 fast FIFO WORD5
STAGE0 fast FIFO WORD6
STAGE0 fast FIFO WORD7
STAGE0 slow FIFO WORD0
STAGE0 slow FIFO WORD1
STAGE0 slow FIFO WORD2
STAGE0 slow FIFO WORD3
STAGE0 slow FIFO WORD4
STAGE0 slow FIFO WORD5
STAGE0 slow FIFO WORD6
STAGE0 slow FIFO WORD7
STAGE0 slow FIFO ambient value
STAGE0 fast FIFO average value
STAGE0 peak FIFO WORD0 value
STAGE0 peak FIFO WORD1 value
STAGE0 maximum value FIFO WORD0
STAGE0 maximum value FIFO WORD1
STAGE0 maximum value FIFO WORD2
STAGE0 maximum value FIFO WORD3
STAGE0 average maximum FIFO value
STAGE0 high threshold value
STAGE0 temporary maximum value
STAGE0 minimum value FIFO WORD0
STAGE0 minimum value FIFO WORD1
STAGE0 minimum value FIFO WORD2
STAGE0 minimum value FIFO WORD3
STAGE0 average minimum FIFO value
STAGE0 low threshold value
STAGE0 temporary minimum value
Set unused register bits = 0
Data Sheet
AD7142
Table 51. STAGE1 Results Registers
Address
0x104
Data Bit
[15:0]
Default Value
X
Type
R/W
Name
STAGE1_CONV_DATA
0x105
0x106
0x107
0x108
0x109
0x10A
0x10B
0x10C
0x10D
0x10E
0x10F
0x110
0x111
0x112
0x113
0x114
0x115
0x116
0x117
0x118
0x119
0x11A
0x11B
0x11C
0x11D
0x11E
0x11F
0x120
0x121
0x122
0x123
0x124
0x125
0x126
0x127
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
STAGE1_FF_WORD0
STAGE1_FF_WORD1
STAGE1_FF_WORD2
STAGE1_FF_WORD3
STAGE1_FF_WORD4
STAGE1_FF_WORD5
STAGE1_FF_WORD6
STAGE1_FF_WORD7
STAGE1_SF_WORD0
STAGE1_SF_WORD1
STAGE1_SF_WORD2
STAGE1_SF_WORD3
STAGE1_SF_WORD4
STAGE1_SF_WORD5
STAGE1_SF_WORD6
STAGE1_SF_WORD7
STAGE1_SF_AMBIENT
STAGE1_FF_AVG
STAGE1_CDC_WORD0
STAGE1_CDC_WORD1
STAGE1_MAX_WORD0
STAGE1_MAX_WORD1
STAGE1_MAX_WORD2
STAGE1_MAX_WORD3
STAGE1_MAX_AVG
STAGE1_HIGH_THRESHOLD
STAGE1_MAX_TEMP
STAGE1_MIN_WORD0
STAGE1_MIN_WORD1
STAGE1_MIN_WORD2
STAGE1_MIN_WORD3
STAGE1_MIN_AVG
STAGE1_LOW_THRESHOLD
STAGE1_MIN_TEMP
Unused
Rev. B | Page 59 of 70
Description
STAGE1 CDC 16-bit conversion data
(copy of data in STAGE1_CONV_DATA register)
STAGE1 fast FIFO WORD0
STAGE1 fast FIFO WORD1
STAGE1 fast FIFO WORD2
STAGE1 fast FIFO WORD3
STAGE1 fast FIFO WORD4
STAGE1 fast FIFO WORD5
STAGE1 fast FIFO WORD6
STAGE1 fast FIFO WORD7
STAGE1 slow FIFO WORD0
STAGE1 slow FIFO WORD1
STAGE1 slow FIFO WORD2
STAGE1 slow FIFO WORD3
STAGE1 slow FIFO WORD4
STAGE1 slow FIFO WORD5
STAGE1 slow FIFO WORD6
STAGE1 slow FIFO WORD7
STAGE1 slow FIFO ambient value
STAGE1 fast FIFO average value
STAGE1 CDC FIFO WORD0
STAGE1 CDC FIFO WORD1
STAGE1 maximum value FIFO WORD0
STAGE1 maximum value FIFO WORD1
STAGE1 maximum value FIFO WORD2
STAGE1 maximum value FIFO WORD3
STAGE1 average maximum FIFO value
STAGE1 high threshold value
STAGE1 temporary maximum value
STAGE1 minimum value FIFO WORD0
STAGE1 minimum value FIFO WORD1
STAGE1 minimum value FIFO WORD2
STAGE1 minimum value FIFO WORD3
STAGE1 average minimum FIFO value
STAGE1 low threshold value
STAGE1 temporary minimum value
Set unused register bits = 0
AD7142
Data Sheet
Table 52. STAGE2 Results Registers
Address
0x128
Data Bit
[15:0]
Default Value
X
Type
R/W
Name
STAGE2_CONV_DATA
0x129
0x12A
0x12B
0x12C
0x12D
0x12E
0x12F
0x130
0x131
0x132
0x133
0x134
0x135
0x136
0x137
0x138
0x139
0x13A
0x13B
0x13C
0x13D
0x13E
0x13F
0x140
0x141
0x142
0x143
0x144
0x145
0x146
0x147
0x148
0x149
0x14A
0x14B
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
STAGE2_FF_WORD0
STAGE2_FF_WORD1
STAGE2_FF_WORD2
STAGE2_FF_WORD3
STAGE2_FF_WORD4
STAGE2_FF_WORD5
STAGE2_FF_WORD6
STAGE2_FF_WORD7
STAGE2_SF_WORD0
STAGE2_SF_WORD1
STAGE2_SF_WORD2
STAGE2_SF_WORD3
STAGE2_SF_WORD4
STAGE2_SF_WORD5
STAGE2_SF_WORD6
STAGE2_SF_WORD7
STAGE2_SF_AMBIENT
STAGE2_FF_AVG
STAGE2_CDC_WORD0
STAGE2_CDC_WORD1
STAGE2_MAX_WORD0
STAGE2_MAX_WORD1
STAGE2_MAX_WORD2
STAGE2_MAX_WORD3
STAGE2_MAX_AVG
STAGE2_HIGH_THRESHOLD
STAGE2_MAX_TEMP
STAGE2_MIN_WORD0
STAGE2_MIN_WORD1
STAGE2_MIN_WORD2
STAGE2_MIN_WORD3
STAGE2_MIN_AVG
STAGE2_LOW_THRESHOLD
STAGE2_MIN_TEMP
Unused
Rev. B | Page 60 of 70
Description
STAGE2 CDC 16-bit conversion data
(copy of data in STAGE2_CONV_DATA register)
STAGE2 fast FIFO WORD0
STAGE2 fast FIFO WORD1
STAGE2 fast FIFO WORD2
STAGE2 fast FIFO WORD3
STAGE2 fast FIFO WORD4
STAGE2 fast FIFO WORD5
STAGE2 fast FIFO WORD6
STAGE2 fast FIFO WORD7
STAGE2 slow FIFO WORD0
STAGE2 slow FIFO WORD1
STAGE2 slow FIFO WORD2
STAGE2 slow FIFO WORD3
STAGE2 slow FIFO WORD4
STAGE2 slow FIFO WORD5
STAGE2 slow FIFO WORD6
STAGE2 slow FIFO WORD7
STAGE2 slow FIFO ambient value
STAGE2 fast FIFO average value
STAGE2 CDC FIFO WORD0
STAGE2 CDC FIFO WORD1
STAGE2 maximum value FIFO WORD0
STAGE2 maximum value FIFO WORD1
STAGE2 maximum value FIFO WORD2
STAGE2 maximum value FIFO WORD3
STAGE2 average maximum FIFO value
STAGE2 high threshold value
STAGE2 temporary maximum value
STAGE2 minimum value FIFO WORD0
STAGE2 minimum value FIFO WORD1
STAGE2 minimum value FIFO WORD2
STAGE2 minimum value FIFO WORD3
STAGE2 average minimum FIFO value
STAGE2 low threshold value
STAGE2 temporary minimum value
Set unused register bits = 0
Data Sheet
AD7142
Table 53. STAGE3 Results Registers
Address
0x14C
Data Bit
[15:0]
Default Value
X
Type
R/W
Name
STAGE3_CONV_DATA
0x14D
0x14E
0x14F
0x150
0x151
0x152
0x153
0x154
0x155
0x156
0x157
0x158
0x159
0x15A
0x15B
0x15C
0x15D
0x15E
0x15F
0x160
0x161
0x162
0x163
0x164
0x165
0x166
0x167
0x168
0x169
0x16A
0x16B
0x16C
0x16D
0x16E
0x16F
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
STAGE3_FF_WORD0
STAGE3_FF_WORD1
STAGE3_FF_WORD2
STAGE3_FF_WORD3
STAGE3_FF_WORD4
STAGE3_FF_WORD5
STAGE3_FF_WORD6
STAGE3_FF_WORD7
STAGE3_SF_WORD0
STAGE3_SF_WORD1
STAGE3_SF_WORD2
STAGE3_SF_WORD3
STAGE3_SF_WORD4
STAGE3_SF_WORD5
STAGE3_SF_WORD6
STAGE3_SF_WORD7
STAGE3_SF_AMBIENT
STAGE3_FF_AVG
STAGE3_CDC_WORD0
STAGE3_CDC_WORD1
STAGE3_MAX_WORD0
STAGE3_MAX_WORD1
STAGE3_MAX_WORD2
STAGE3_MAX_WORD3
STAGE3_MAX_AVG
STAGE3_HIGH_THRESHOLD
STAGE3_MAX_TEMP
STAGE3_MIN_WORD0
STAGE3_MIN_WORD1
STAGE3_MIN_WORD2
STAGE3_MIN_WORD3
STAGE3_MIN_AVG
STAGE3_LOW_THRESHOLD
STAGE3_MIN_TEMP
Unused
Rev. B | Page 61 of 70
Description
STAGE3 CDC 16-bit conversion data
(copy of data in STAGE3_CONV_DATA register)
STAGE3 fast FIFO WORD0
STAGE3 fast FIFO WORD1
STAGE3 fast FIFO WORD2
STAGE3 fast FIFO WORD3
STAGE3 fast FIFO WORD4
STAGE3 fast FIFO WORD5
STAGE3 fast FIFO WORD6
STAGE3 fast FIFO WORD7
STAGE3 slow FIFO WORD0
STAGE3 slow FIFO WORD1
STAGE3 slow FIFO WORD2
STAGE3 slow FIFO WORD3
STAGE3 slow FIFO WORD4
STAGE3 slow FIFO WORD5
STAGE3 slow FIFO WORD6
STAGE3 slow FIFO WORD7
STAGE3 slow FIFO ambient value
STAGE3 fast FIFO average value
STAGE3 CDC FIFO WORD0
STAGE3 CDC FIFO WORD1
STAGE3 maximum value FIFO WORD0
STAGE3 maximum value FIFO WORD1
STAGE3 maximum value FIFO WORD2
STAGE3 maximum value FIFO WORD3
STAGE3 average maximum FIFO value
STAGE3 high threshold value
STAGE3 temporary maximum value
STAGE3 minimum value FIFO WORD0
STAGE3 minimum value FIFO WORD1
STAGE3 minimum value FIFO WORD2
STAGE3 minimum value FIFO WORD3
STAGE3 average minimum FIFO value
STAGE3 low threshold value
STAGE3 temporary minimum value
Set unused register bits = 0
AD7142
Data Sheet
Table 54. STAGE4 Results Registers
Address
0x170
Data Bit
[15:0]
Default Value
X
Type
R/W
Name
STAGE4_CONV_DATA
0x171
0x172
0x173
0x174
0x175
0x176
0x177
0x178
0x179
0x17A
0x17B
0x17C
0x17D
0x17E
0x17F
0x180
0x181
0x182
0x183
0x184
0x185
0x186
0x187
0x188
0x189
0x18A
0x18B
0x18C
0x18D
0x18E
0x18F
0x190
0x191
0x192
0x193
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
STAGE4_FF_WORD0
STAGE4_FF_WORD1
STAGE4_FF_WORD2
STAGE4_FF_WORD3
STAGE4_FF_WORD4
STAGE4_FF_WORD5
STAGE4_FF_WORD6
STAGE4_FF_WORD7
STAGE4_SF_WORD0
STAGE4_SF_WORD1
STAGE4_SF_WORD2
STAGE4_SF_WORD3
STAGE4_SF_WORD4
STAGE4_SF_WORD5
STAGE4_SF_WORD6
STAGE4_SF_WORD7
STAGE4_SF_AMBIENT
STAGE4_FF_AVG
STAGE4_CDC_WORD0
STAGE4_CDC_WORD1
STAGE4_MAX_WORD0
STAGE4_MAX_WORD1
STAGE4_MAX_WORD2
STAGE4_MAX_WORD3
STAGE4_MAX_AVG
STAGE4_HIGH_THRESHOLD
STAGE4_MAX_TEMP
STAGE4_MIN_WORD0
STAGE4_MIN_WORD1
STAGE4_MIN_WORD2
STAGE4_MIN_WORD3
STAGE4_MIN_AVG
STAGE4_LOW_THRESHOLD
STAGE4_MIN_TEMP
Unused
Rev. B | Page 62 of 70
Description
STAGE4 CDC 16-bit conversion data
(copy of data in STAGE4_CONV_DATA register)
STAGE4 fast FIFO WORD0
STAGE4 fast FIFO WORD1
STAGE4 fast FIFO WORD2
STAGE4 fast FIFO WORD3
STAGE4 fast FIFO WORD4
STAGE4 fast FIFO WORD5
STAGE4 fast FIFO WORD6
STAGE4 fast FIFO WORD7
STAGE4 slow FIFO WORD0
STAGE4 slow FIFO WORD1
STAGE4 slow FIFO WORD2
STAGE4 slow FIFO WORD3
STAGE4 slow FIFO WORD4
STAGE4 slow FIFO WORD5
STAGE4 slow FIFO WORD6
STAGE4 slow FIFO WORD7
STAGE4 slow FIFO ambient value
STAGE4 fast FIFO average value
STAGE4 CDC FIFO WORD0
STAGE4 CDC FIFO WORD1
STAGE4 maximum value FIFO WORD0
STAGE4 maximum value FIFO WORD1
STAGE4 maximum value FIFO WORD2
STAGE4 maximum value FIFO WORD3
STAGE4 average maximum FIFO value
STAGE4 high threshold value
STAGE4 temporary maximum value
STAGE4 minimum value FIFO WORD0
STAGE4 minimum value FIFO WORD1
STAGE4 minimum value FIFO WORD2
STAGE4 minimum value FIFO WORD3
STAGE4 average minimum FIFO value
STAGE4 low threshold value
STAGE4 temporary minimum value
Set unused register bits = 0
Data Sheet
AD7142
Table 55. STAGE5 Results Registers
Address
0x194
Data Bit
[15:0]
Default Value
X
Type
R/W
Name
STAGE5_CONV_DATA
0x195
0x196
0x197
0x198
0x199
0x19A
0x19B
0x19C
0x19D
0x19E
0x19F
0x1A0
0x1A1
0x1A2
0x1A3
0x1A4
0x1A5
0x1A6
0x1A7
0x1A8
0x1A9
0x1AA
0x1AB
0x1AC
0x1AD
0x1AE
0x1AF
0x1B0
0x1B1
0x1B2
0x1B3
0x1B4
0x1B5
0x1B6
0x1B7
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
STAGE5_FF_WORD0
STAGE5_FF_WORD1
STAGE5_FF_WORD2
STAGE5_FF_WORD3
STAGE5_FF_WORD4
STAGE5_FF_WORD5
STAGE5_FF_WORD6
STAGE5_FF_WORD7
STAGE5_SF_WORD0
STAGE5_SF_WORD1
STAGE5_SF_WORD2
STAGE5_SF_WORD3
STAGE5_SF_WORD4
STAGE5_SF_WORD5
STAGE5_SF_WORD6
STAGE5_SF_WORD7
STAGE5_SF_AMBIENT
STAGE5_FF_AVG
STAGE5_CDC_WORD0
STAGE5_CDC_WORD1
STAGE5_MAX_WORD0
STAGE5_MAX_WORD1
STAGE5_MAX_WORD2
STAGE5_MAX_WORD3
STAGE5_MAX_AVG
STAGE5_HIGH_THRESHOLD
STAGE5_MAX_TEMP
STAGE5_MIN_WORD0
STAGE5_MIN_WORD1
STAGE5_MIN_WORD2
STAGE5_MIN_WORD3
STAGE5_MIN_AVG
STAGE5_LOW_THRESHOLD
STAGE5_MIN_TEMP
Unused
Rev. B | Page 63 of 70
Description
STAGE5 CDC 16-bit conversion data
(copy of data in STAGE5_CONV_DATA register)
STAGE5 fast FIFO WORD0
STAGE5 fast FIFO WORD1
STAGE5 fast FIFO WORD2
STAGE5 fast FIFO WORD3
STAGE5 fast FIFO WORD4
STAGE5 fast FIFO WORD5
STAGE5 fast FIFO WORD6
STAGE5 fast FIFO WORD7
STAGE5 slow FIFO WORD0
STAGE5 slow FIFO WORD1
STAGE5 slow FIFO WORD2
STAGE5 slow FIFO WORD3
STAGE5 slow FIFO WORD4
STAGE5 slow FIFO WORD5
STAGE5 slow FIFO WORD6
STAGE5 slow FIFO WORD7
STAGE5 slow FIFO ambient value
STAGE5 fast FIFO average value
STAGE5 CDC FIFO WORD0
STAGE5 CDC FIFO WORD1
STAGE5 maximum value FIFO WORD0
STAGE5 maximum value FIFO WORD1
STAGE5 maximum value FIFO WORD2
STAGE5 maximum value FIFO WORD3
STAGE5 average maximum FIFO value
STAGE5 high threshold value
STAGE5 temporary maximum value
STAGE5 minimum value FIFO WORD0
STAGE5 minimum value FIFO WORD1
STAGE5 minimum value FIFO WORD2
STAGE5 minimum value FIFO WORD3
STAGE5 average minimum FIFO value
STAGE5 low threshold value
STAGE5 temporary minimum value
Set unused register bits = 0
AD7142
Data Sheet
Table 56. STAGE6 Results Registers
Address
0x1B8
Data Bit
[15:0]
Default Value
X
Type
R/W
Name
STAGE6_CONV_DATA
0x1B9
0x1BA
0x1BB
0x1BC
0x1BD
0x1BE
0x1BF
0x1C0
0x1C1
0x1C2
0x1C3
0x1C4
0x1C5
0x1C6
0x1C7
0x1C8
0x1C9
0x1CA
0x1CB
0x1CC
0x1CD
0x1CE
0x1CF
0x1D0
0x1D1
0x1D2
0x1D3
0x1D4
0x1D5
0x1D6
0x1D7
0x1D8
0x1D9
0x1DA
0x1DB
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
STAGE6_FF_WORD0
STAGE6_FF_WORD1
STAGE6_FF_WORD2
STAGE6_FF_WORD3
STAGE6_FF_WORD4
STAGE6_FF_WORD5
STAGE6_FF_WORD6
STAGE6_FF_WORD7
STAGE6_SF_WORD0
STAGE6_SF_WORD1
STAGE6_SF_WORD2
STAGE6_SF_WORD3
STAGE6_SF_WORD4
STAGE6_SF_WORD5
STAGE6_SF_WORD6
STAGE6_SF_WORD7
STAGE6_SF_AMBIENT
STAGE6_FF_AVG
STAGE6_CDC_WORD0
STAGE6_CDC_WORD1
STAGE6_MAX_WORD0
STAGE6_MAX_WORD1
STAGE6_MAX_WORD2
STAGE6_MAX_WORD3
STAGE6_MAX_AVG
STAGE6_HIGH_THRESHOLD
STAGE6_MAX_TEMP
STAGE6_MIN_WORD0
STAGE6_MIN_WORD1
STAGE6_MIN_WORD2
STAGE6_MIN_WORD3
STAGE6_MIN_AVG
STAGE6_LOW_THRESHOLD
STAGE6_MIN_TEMP
Unused
Rev. B | Page 64 of 70
Description
STAGE6 CDC 16-bit conversion data
(copy of data in STAGE6_CONV_DATA register)
STAGE6 fast FIFO WORD0
STAGE6 fast FIFO WORD1
STAGE6 fast FIFO WORD2
STAGE6 fast FIFO WORD3
STAGE6 fast FIFO WORD4
STAGE6 fast FIFO WORD5
STAGE6 fast FIFO WORD6
STAGE6 fast FIFO WORD7
STAGE6 slow FIFO WORD0
STAGE6 slow FIFO WORD1
STAGE6 slow FIFO WORD2
STAGE6 slow FIFO WORD3
STAGE6 slow FIFO WORD4
STAGE6 slow FIFO WORD5
STAGE6 slow FIFO WORD6
STAGE6 slow FIFO WORD7
STAGE6 slow FIFO ambient value
STAGE6 fast FIFO average value
STAGE0 CDC FIFO WORD0
STAGE6 CDC FIFO WORD1
STAGE6 maximum value FIFO WORD0
STAGE6 maximum value FIFO WORD1
STAGE6 maximum value FIFO WORD2
STAGE6 maximum value FIFO WORD3
STAGE6 average maximum FIFO value
STAGE6 high threshold value
STAGE6 temporary maximum value
STAGE6 minimum value FIFO WORD0
STAGE6 minimum value FIFO WORD1
STAGE6 minimum value FIFO WORD2
STAGE6 minimum value FIFO WORD3
STAGE6 average minimum FIFO value
STAGE6 low threshold value
STAGE6 temporary minimum value
Set unused register bits = 0
Data Sheet
AD7142
Table 57. STAGE7 Results Registers
Address
0x1DC
Data Bit
[15:0]
Default Value
X
Type
R/W
Name
STAGE7_CONV_DATA
0x1DD
0x1DE
0x1DF
0x1E0
0x1E1
0x1E2
0x1E3
0x1E4
0x1E5
0x1E6
0x1E7
0x1E8
0x1E9
0x1EA
0x1EB
0x1EC
0x1ED
0x1EE
0x1EF
0x1F0
0x1F1
0x1F2
0x1F3
0x1F4
0x1F5
0x1F6
0x1F7
0x1F8
0x1F9
0x1FA
0x1FB
0x1FC
0x1FD
0x1FE
0x1FF
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
STAGE7_FF_WORD0
STAGE7_FF_WORD1
STAGE7_FF_WORD2
STAGE7_FF_WORD3
STAGE7_FF_WORD4
STAGE7_FF_WORD5
STAGE7_FF_WORD6
STAGE7_FF_WORD7
STAGE7_SF_WORD0
STAGE7_SF_WORD1
STAGE7_SF_WORD2
STAGE7_SF_WORD3
STAGE7_SF_WORD4
STAGE7_SF_WORD5
STAGE7_SF_WORD6
STAGE7_SF_WORD7
STAGE7_SF_AMBIENT
STAGE7_FF_AVG
STAGE7_CDC_WORD0
STAGE7_CDC_WORD1
STAGE7_MAX_WORD0
STAGE7_MAX_WORD1
STAGE7_MAX_WORD2
STAGE7_MAX_WORD3
STAGE7_MAX_AVG
STAGE7_HIGH_THRESHOLD
STAGE7_MAX_TEMP
STAGE7_MIN_WORD0
STAGE7_MIN_WORD1
STAGE7_MIN_WORD2
STAGE7_MIN_WORD3
STAGE7_MIN_AVG
STAGE7_LOW_THRESHOLD
STAGE7_MIN_TEMP
Unused
Rev. B | Page 65 of 70
Description
STAGE7 CDC 16-bit conversion data
(copy of data in STAGE7_CONV_DATA register)
STAGE7 fast FIFO WORD0
STAGE7 fast FIFO WORD1
STAGE7 fast FIFO WORD2
STAGE7 fast FIFO WORD3
STAGE7 fast FIFO WORD4
STAGE7 fast FIFO WORD5
STAGE7 fast FIFO WORD6
STAGE7 fast FIFO WORD7
STAGE7 slow FIFO WORD0
STAGE7 slow FIFO WORD1
STAGE7 slow FIFO WORD2
STAGE7 slow FIFO WORD3
STAGE7 slow FIFO WORD4
STAGE7 slow FIFO WORD5
STAGE7 slow FIFO WORD6
STAGE7 slow FIFO WORD7
STAGE7 slow FIFO ambient value
STAGE7 fast FIFO average value
STAGE7 CDC FIFO WORD0
STAGE7 CDC FIFO WORD1
STAGE7 maximum value FIFO WORD0
STAGE7 maximum value FIFO WORD1
STAGE7 maximum value FIFO WORD2
STAGE7 maximum value FIFO WORD3
STAGE7 average maximum FIFO value
STAGE7 high threshold value
STAGE7 temporary maximum value
STAGE7 minimum value FIFO WORD0
STAGE7 minimum value FIFO WORD1
STAGE7 minimum value FIFO WORD2
STAGE7 minimum value FIFO WORD3
STAGE7 average minimum FIFO value
STAGE7 low threshold value
STAGE7 temporary minimum value
Set unused register bits = 0
AD7142
Data Sheet
Table 58. STAGE8 Results Registers
Address
0x200
Data Bit
[15:0]
Default Value
X
Type
R/W
Name
STAGE8_CONV_DATA
0x201
0x202
0x203
0x204
0x205
0x206
0x207
0x208
0x209
0x20A
0x20B
0x20C
0x20D
0x20E
0x20F
0x210
0x211
0x212
0x213
0x214
0x215
0x216
0x217
0x218
0x219
0x21A
0x21B
0x21C
0x21D
0x21E
0x21F
0x220
0x221
0x222
0x223
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
STAGE8_FF_WORD0
STAGE8_FF_WORD1
STAGE8_FF_WORD2
STAGE8_FF_WORD3
STAGE8_FF_WORD4
STAGE8_FF_WORD5
STAGE8_FF_WORD6
STAGE8_FF_WORD7
STAGE8_SF_WORD0
STAGE8_SF_WORD1
STAGE8_SF_WORD2
STAGE8_SF_WORD3
STAGE8_SF_WORD4
STAGE8_SF_WORD5
STAGE8_SF_WORD6
STAGE8_SF_WORD7
STAGE8_SF_AMBIENT
STAGE8_FF_AVG
STAGE8_CDC_WORD0
STAGE8_CDC_WORD1
STAGE8_MAX_WORD0
STAGE8_MAX_WORD1
STAGE8_MAX_WORD2
STAGE8_MAX_WORD3
STAGE8_MAX_AVG
STAGE8_HIGH_THRESHOLD
STAGE8_MAX_TEMP
STAGE8_MIN_WORD0
STAGE8_MIN_WORD1
STAGE8_MIN_WORD2
STAGE8_MIN_WORD3
STAGE8_MIN_AVG
STAGE8_LOW_THRESHOLD
STAGE8_MIN_TEMP
Unused
Rev. B | Page 66 of 70
Description
STAGE8 CDC 16-bit conversion data
(copy of data in STAGE8_CONV_DATA register)
STAGE8 fast FIFO WORD0
STAGE8 fast FIFO WORD1
STAGE8 fast FIFO WORD2
STAGE8 fast FIFO WORD3
STAGE8 fast FIFO WORD4
STAGE8 fast FIFO WORD5
STAGE8 fast FIFO WORD6
STAGE8 fast FIFO WORD7
STAGE8 slow FIFO WORD0
STAGE8 slow FIFO WORD1
STAGE8 slow FIFO WORD2
STAGE8 slow FIFO WORD3
STAGE8 slow FIFO WORD4
STAGE8 slow FIFO WORD5
STAGE8 slow FIFO WORD6
STAGE8 slow FIFO WORD7
STAGE8 slow FIFO ambient value
STAGE8 fast FIFO average value
STAGE8 CDC FIFO WORD0
STAGE8 CDC FIFO WORD1
STAGE8 maximum value FIFO WORD0
STAGE8 maximum value FIFO WORD1
STAGE8 maximum value FIFO WORD2
STAGE8 maximum value FIFO WORD3
STAGE8 average maximum FIFO value
STAGE8 high threshold value
STAGE8 temporary maximum value
STAGE8 minimum value FIFO WORD0
STAGE8 minimum value FIFO WORD1
STAGE8 minimum value FIFO WORD2
STAGE8 minimum value FIFO WORD3
STAGE8 average minimum FIFO value
STAGE8 low threshold value
STAGE7 temporary minimum value
Set unused register bits = 0
Data Sheet
AD7142
Table 59. STAGE9 Results Registers
Address
0x224
Data Bit
[15:0]
Default Value
X
Type
R/W
Name
STAGE9_CONV_DATA
0x225
0x226
0x227
0x228
0x229
0x22A
0x22B
0x22C
0x22D
0x22E
0x22F
0x230
0x231
0x232
0x233
0x234
0x235
0x236
0x237
0x238
0x239
0x23A
0x23B
0x23C
0x23D
0x23E
0x23F
0x240
0x241
0x242
0x243
0x244
0x245
0x246
0x247
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
STAGE9_FF_WORD0
STAGE9_FF_WORD1
STAGE9_FF_WORD2
STAGE9_FF_WORD3
STAGE9_FF_WORD4
STAGE9_FF_WORD5
STAGE9_FF_WORD6
STAGE9_FF_WORD7
STAGE9_SF_WORD0
STAGE9_SF_WORD1
STAGE9_SF_WORD2
STAGE9_SF_WORD3
STAGE9_SF_WORD4
STAGE9_SF_WORD5
STAGE9_SF_WORD6
STAGE9_SF_WORD7
STAGE9_SF_AMBIENT
STAGE9_FF_AVG
STAGE9_CDC_WORD0
STAGE9_CDC_WORD1
STAGE9_MAX_WORD0
STAGE9_MAX_WORD1
STAGE9_MAX_WORD2
STAGE9_MAX_WORD3
STAGE9_MAX_AVG
STAGE9_HIGH_THRESHOLD
STAGE9_MAX_TEMP
STAGE9_MIN_WORD0
STAGE9_MIN_WORD1
STAGE9_MIN_WORD2
STAGE9_MIN_WORD3
STAGE9_MIN_AVG
STAGE9_LOW_THRESHOLD
STAGE9_MIN_TEMP
Unused
Rev. B | Page 67 of 70
Description
STAGE9 CDC 16-bit conversion data
(copy of data in STAGE9_CONV_DATA register)
STAGE9 fast FIFO WORD0
STAGE9 fast FIFO WORD1
STAGE9 fast FIFO WORD2
STAGE9 fast FIFO WORD3
STAGE9 fast FIFO WORD4
STAGE9 fast FIFO WORD5
STAGE9 fast FIFO WORD6
STAGE9 fast FIFO WORD7
STAGE9 slow FIFO WORD0
STAGE9 slow FIFO WORD1
STAGE9 slow FIFO WORD2
STAGE9 slow FIFO WORD3
STAGE9 slow FIFO WORD4
STAGE9 slow FIFO WORD5
STAGE9 slow FIFO WORD6
STAGE9 slow FIFO WORD7
STAGE9 slow FIFO ambient value
STAGE9 fast FIFO average value
STAGE9 CDC FIFO WORD0
STAGE9 CDC FIFO WORD1
STAGE9 maximum value FIFO WORD0
STAGE9 maximum value FIFO WORD1
STAGE9 maximum value FIFO WORD2
STAGE9 maximum value FIFO WORD3
STAGE9 average maximum FIFO value
STAGE9 high threshold value
STAGE9 temporary maximum value
STAGE9 minimum value FIFO WORD0
STAGE9 minimum value FIFO WORD1
STAGE9 minimum value FIFO WORD2
STAGE9 minimum value FIFO WORD3
STAGE9 average minimum FIFO value
STAGE9 low threshold value
STAGE9 temporary minimum value
Set unused register bits = 0
AD7142
Data Sheet
Table 60. STAGE10 Results Registers
Address
0x248
Data Bit
[15:0]
Default Value
X
Type
R/W
Name
STAGE10_CONV_DATA
0x249
0x24A
0x24B
0x24C
0x24D
0x24E
0x24F
0x250
0x251
0x252
0x253
0x254
0x255
0x256
0x257
0x258
0x259
0x25A
0x25B
0x25C
0x25D
0x25E
0x25F
0x260
0x261
0x262
0x263
0x264
0x265
0x266
0x267
0x268
0x269
0x26A
0x26B
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
STAGE10_FF_WORD0
STAGE10_FF_WORD1
STAGE10_FF_WORD2
STAGE10_FF_WORD3
STAGE10_FF_WORD4
STAGE10_FF_WORD5
STAGE10_FF_WORD6
STAGE10_FF_WORD7
STAGE10_SF_WORD0
STAGE10_SF_WORD1
STAGE10_SF_WORD2
STAGE10_SF_WORD3
STAGE10_SF_WORD4
STAGE10_SF_WORD5
STAGE10_SF_WORD6
STAGE10_SF_WORD7
STAGE10_SF_AMBIENT
STAGE10_FF_AVG
STAGE10_CDC_WORD0
STAGE10_CDC_WORD1
STAGE10_MAX_WORD0
STAGE10_MAX_WORD1
STAGE10_MAX_WORD2
STAGE10_MAX_WORD3
STAGE10_MAX_AVG
STAGE10_HIGH_THRESHOLD
STAGE10_MAX_TEMP
STAGE10_MIN_WORD0
STAGE10_MIN_WORD1
STAGE10_MIN_WORD2
STAGE10_MIN_WORD3
STAGE10_MIN_AVG
STAGE10_LOW_THRESHOLD
STAGE10_MIN_TEMP
Unused
Rev. B | Page 68 of 70
Description
STAGE10 CDC 16-bit conversion data
(copy of data in STAGE10_CONV_DATA register)
STAGE10 fast FIFO WORD0
STAGE10 fast FIFO WORD1
STAGE10 fast FIFO WORD2
STAGE10 fast FIFO WORD3
STAGE10 fast FIFO WORD4
STAGE10 fast FIFO WORD5
STAGE10 fast FIFO WORD6
STAGE10 fast FIFO WORD7
STAGE10 slow FIFO WORD0
STAGE10 slow FIFO WORD1
STAGE10 slow FIFO WORD2
STAGE10 slow FIFO WORD3
STAGE10 slow FIFO WORD4
STAGE10 slow FIFO WORD5
STAGE10 slow FIFO WORD6
STAGE10 slow FIFO WORD7
STAGE10 slow FIFO ambient value
STAGE10 fast FIFO average value
STAGE10 CDC FIFO WORD0
STAGE10 CDC FIFO WORD1
STAGE10 maximum value FIFO WORD0
STAGE10 maximum value FIFO WORD1
STAGE10 maximum value FIFO WORD2
STAGE10 maximum value FIFO WORD3
STAGE10 average maximum FIFO value
STAGE10 high threshold value
STAGE10 temporary maximum value
STAGE10 minimum value FIFO WORD0
STAGE10 minimum value FIFO WORD1
STAGE10 minimum value FIFO WORD2
STAGE10 minimum value FIFO WORD3
STAGE10 average minimum FIFO value
STAGE10 low threshold value
STAGE10 temporary minimum value
Set unused register bits = 0
Data Sheet
AD7142
Table 61. STAGE11 Results Registers
Address
0x26C
Data Bit
[15:0]
Default Value
X
Type
R/W
Name
STAGE11_CONV_DATA
0x26D
0x26E
0x26F
0x270
0x271
0x272
0x273
0x274
0x275
0x276
0x277
0x278
0x279
0x27A
0x27B
0x27C
0x27D
0x27E
0x27F
0x280
0x281
0x282
0x283
0x284
0x285
0x286
0x287
0x288
0x289
0x28A
0x28B
0x28C
0x28D
0x28E
0x28F
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
[15:0]
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
STAGE11_FF_WORD0
STAGE11_FF_WORD1
STAGE11_FF_WORD2
STAGE11_FF_WORD3
STAGE11_FF_WORD4
STAGE11_FF_WORD5
STAGE11_FF_WORD6
STAGE11_FF_WORD7
STAGE11_SF_WORD0
STAGE11_SF_WORD1
STAGE11_SF_WORD2
STAGE11_SF_WORD3
STAGE11_SF_WORD4
STAGE11_SF_WORD5
STAGE11_SF_WORD6
STAGE11_SF_WORD7
STAGE11_SF_AMBIENT
STAGE11_FF_AVG
STAGE11_CDC_WORD0
STAGE11_CDC_WORD1
STAGE11_MAX_WORD0
STAGE11_MAX_WORD1
STAGE11_MAX_WORD2
STAGE11_MAX_WORD3
STAGE11_MAX_AVG
STAGE11_HIGH_THRESHOLD
STAGE11_MAX_TEMP
STAGE11_MIN_WORD0
STAGE11_MIN_WORD1
STAGE11_MIN_WORD2
STAGE11_MIN_WORD3
STAGE11_MIN_AVG
STAGE11_LOW_THRESHOLD
STAGE11_MIN_TEMP
Unused
Rev. B | Page 69 of 70
Description
STAGE11 CDC 16-bit conversion data
(copy of data in STAGE11_CONV_DATA register)
STAGE11 fast FIFO WORD0
STAGE11 fast FIFO WORD1
STAGE11 fast FIFO WORD2
STAGE11 fast FIFO WORD3
STAGE11 fast FIFO WORD4
STAGE11 fast FIFO WORD5
STAGE11 fast FIFO WORD6
STAGE11 fast FIFO WORD7
STAGE11 slow FIFO WORD0
STAGE11 slow FIFO WORD1
STAGE11 slow FIFO WORD2
STAGE11 slow FIFO WORD3
STAGE11 slow FIFO WORD4
STAGE11 slow FIFO WORD5
STAGE11 slow FIFO WORD6
STAGE11 slow FIFO WORD7
STAGE11 slow FIFO ambient value
STAGE11 fast FIFO average value
STAGE11 CDC FIFO WORD0
STAGE11 CDC FIFO WORD1
STAGE11 maximum value FIFO WORD0
STAGE11 maximum value FIFO WORD1
STAGE11 maximum value FIFO WORD2
STAGE11 maximum value FIFO WORD3
STAGE11 average maximum FIFO value
STAGE11 high threshold value
STAGE11 temporary maximum value
STAGE11 minimum value FIFO WORD0
STAGE11 minimum value FIFO WORD1
STAGE11 minimum value FIFO WORD2
STAGE11 minimum value FIFO WORD3
STAGE11 average minimum FIFO value
STAGE11 low threshold value
STAGE11 temporary minimum value
Set unused register bits = 0
AD7142
Data Sheet
OUTLINE DIMENSIONS
PIN 1
INDICATOR
5.10
5.00 SQ
4.90
DETAIL A
(JEDEC 95)
0.30
0.25
0.18
25
PIN 1
INDIC ATOR AREA OPTIONS
(SEE DETAIL A)
32
24
1
0.50
BSC
3.25
3.10 SQ
2.95
EXPOSED
PAD
17
0.80
0.75
0.70
SIDE VIEW
PKG-003898
SEATING
PLANE
8
9
16
BOTTOM VIEW
0.05 MAX
0.02 NOM
COPLANARITY
0.08
0.20 REF
0.25 MIN
FOR PROPER CONNECTION OF
THE EXPOSED PAD, REFER TO
THE PIN CONFIGURATION AND
FUNCTION DESCRIPTIONS
SECTION OF THIS DATA SHEET.
02-22-2017-A
TOP VIEW
0.50
0.40
0.30
COMPLIANT TO JEDEC STANDARDS MO-220-WHHD
Figure 60. 32-Lead Frame Chip Scale Package [LFCSP]
5 mm × 5 mm and 0.75 mm Package Height
(CP-32-7)
Dimensions shown in millimeters
ORDERING GUIDE
Model1
AD7142ACPZ-REEL
AD7142ACPZ-500RL7
AD7142ACPZ-1REEL
AD7142ACPZ-1500RL7
1
Temperature Range
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
Serial Interface Description
SPI Interface
SPI Interface
I2C Interface
I2C Interface
Package Description
32-Lead LFCSP
32-Lead LFCSP
32-Lead LFCSP
32-Lead LFCSP
Z = RoHS Compliant Part
I2C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors.
©2006–2017 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D05702-0-9/17(B)
Rev. B | Page 70 of 70
Package Option
CP-32-7
CP-32-7
CP-32-7
CP-32-7